

Please note that Cypress is an Infineon Technologies Company.

The document following this cover page is marked as "Cypress" document as this is the company that originally developed the product. Please note that Infineon will continue to offer the product to new and existing customers as part of the Infineon product portfolio.

Continuity of document content

The fact that Infineon offers the following product as part of the Infineon product portfolio does not lead to any changes to this document. Future revisions will occur when appropriate, and any changes will be set out on the document history page.

Continuity of ordering part numbers

Infineon continues to support existing part numbers. Please continue to use the ordering part numbers listed in the datasheet for ordering.



CY7C65632/CY7C65634

HX2VL - Very Low-Power USB 2.0 **Hub Controller**


Features

■ High performance, low-power USB 2.0 Hub, optimized for low cost designs with minimum Bill-of-material

■ USB 2.0 hub controller

- □ Compliant with USB 2.0 specification, TID# 30000060
- Up to four downstream ports support
- Downstream ports are backward compatible with FS. LS Single transaction translator (TT) for low cost
- Very low power consumption
 - Supports bus-powered and self-powered modes
 - Auto switching between bus-powered and self-powered
 - □ Single MCU with 2K ROM and 64 byte RAM
 - Lowest power consumption
- Highly integrated solution for reduced BOM cost
 - □ Internal regulator single power supply 5 V required
 - Provision of connecting 3.3 V with external regulator
 - □ Integrated upstream pull-up resistor
 - Integrated pull-down resistors for all downstream ports
 - Integrated upstream/downstream termination resistors
 - Integrated port status indicator control

- □ 12 MHz +/– 500 ppm external crystal with drive level 600 µW (integrated PLL) clock input with optional 27/48 MHz òscillator clock input Internal power failure detection for ESD recovery
- Downstream port management
 - Support individual and ganged mode power management Overcurrent detection
 - Two port status indicators per downstream port
- Maximum configurability
 - □ VID and PID are configurable through external EEPROM
 - □ Number of ports, removable/non-removable ports are configurable through EEPROM and I/O pin configuration
 - I/O pins can configure gang/individual mode power switching, reference clock source and polarity of power switch enable pin
 - Configuration options also available through mask ROM
- Available in space saving 48-pin (7 × 7 mm) TQFP and 28-pin (5 × 5 mm) QFN packages
- Supports 0 °C to 70 °C temperature range



Block Diagram – CY7C6563X

Cypress Semiconductor Corporation Document Number: 001-67568 Rev. *M

198 Champion Court

San Jose, CA 95134-1709

Revised May 20, 2021

408-943-2600



More Information

Cypress provides a wealth of data at www.cypress.com to help you to select the right HX2VL device for your design, and to help you to quickly and effectively integrate the device into your design. For a comprehensive list of resources, see the knowledge base article http://www.cypress.com/?id=2411.

- Overview: USB Portfolio, USB Roadmap
- USB 2.0 Hub Controller Selectors: HX2LP, HX2VL
- Application notes: Cypress offers a large number of USB application notes covering a broad range of topics, from basic to advanced level. Recommended application notes for getting started with HX2VL are:
 - AN72332 Guidelines on System Design using Cypress's USB 2.0 Hub (HX2VL)
 - AN69235 Migrating from HX2/HX2LP to HX2VL

- Reference Designs:
 - CY4608 HX2VL Very Low-Power USB 2.0 Compliant 4-Port Hub Development Kit
 - CY4607 HX2VL Very Low-Power USB 2.0 Compliant 4-Port Hub Development Kit
- Models: HX2VL (CY7C65632/34/42) IBIS

HX2VL Development Kit

HX2VL Development Kit board is a tool to demonstrate the features of HX2VL devices (CY7C65632, CY7C65634). In the initial phase of the design, this board helps developers to understand the chip features and limitations before proceeding with a complete design. The Development kit includes support documents related to board hardware, PC application software, and EEPROM configuration data (.iic) files.



Contents

Introduction	4
HX2VL Architecture	4
USB Serial Interface Engine	4
HS USB Control Logic	4
Hub Repeater	
MCU	
Transaction Translator	4
Port Control	4
Applications	
Functional Overview	
System Initialization	5
Enumeration	-
Upstream Port	
Downstream Ports	5
Power Switching	
Overcurrent Detection	
Port Indicators	
Power Regulator	
External Regulation Scheme	
Internal Regulation Scheme	
Pin Configurations	
Pin Definitions	
Pin Definitions	
EEPROM Configuration Options	
Pin Configuration Options	
Power ON Reset	
Gang/Individual Power Switching Mode	
Power Switch Enable Pin Polarity	17

Port Number Configuration	17
Non Removable Ports Configuration	
Reference Clock Configuration	
Absolute Maximum Ratings	
Operating Conditions	
Electrical Characteristics	19
DC Electrical Characteristics	19
AC Electrical Characteristics	21
Thermal Resistance	21
Ordering Information	22
Ordering Code Definitions	
Package Diagrams	23
Acronyms	25
Document Conventions	25
Units of Measure	25
Silicon Errata for the HX2VL,	
CY7C65632 Product Family	26
Part Numbers Affected	26
HX2VL Qualification Status	
HX2VL Errata Summary	26
Document History Page	
Sales, Solutions, and Legal Information	
Worldwide Sales and Design Support	
Products	
PSoC® Solutions	
Cypress Developer Community	
Technical Support	20
	23



Introduction

HX2VL[™] is Cypress's next generation family of high performance, very low power USB 2.0 hub controllers. HX2VL has integrated upstream and downstream transceivers; a USB Serial Interface Engine (SIE); USB Hub Control and Repeater logic; and Transaction Translator (TT) logic. Cypress has also integrated external components such as voltage regulator and pull-up/pull-down resistors, reducing the overall bill of materials required to implement a USB hub system.

The CY7C6563X is a part of the HX2VL portfolio. This device option is for ultra low power but high performance applications that require up to four downstream ports. All downstream ports share a single transaction translator. The CY7C6563X is available in 48-pin TQFP and 28-pin QFN package options.

All device options are supported by Cypress's world class reference design kits, which include board schematics, bill of materials, Gerber files, Orcad files, and thorough design documentation.

HX2VL Architecture

The Block Diagram – CY7C6563X on page 1 shows the HX2VL single TT hub architecture.

USB Serial Interface Engine

The Serial Interface Engine (SIE) allows HX2VL to communicate with the USB host. The SIE handles the following USB activities independently of the Hub Control Block.

- Bit stuffing and unstuffing
- Checksum generation and checking
- TOKEN type identification
- Address checking

HS USB Control Logic

'Hub Control' block co-ordinates enumeration, suspend and resume. It generates status and control signals for host access to the hub. It also includes the frame timer that synchronizes the hub to the host. It has status/control registers which function as the interface to the firmware in the MCU.

Hub Repeater

The Hub Repeater manages the connectivity between upstream and downstream facing ports that are operating at the same speed. It supports full and high speed connectivity. According to the USB 2.0 specification, the HUB Repeater provides the following functions:

- Sets up and tears down connectivity on packet boundaries
- Ensures orderly entry into and out of 'Suspend' state, including proper handling of remote wakeups.

MCU

HX2VL has MCU with 2K ROM and 64 byte RAM. The MCU operates with a 12 MHz clock to decode USB commands from host and respond to the host. It can also handle GPIO settings to provide higher flexibility to the customers and control the read interface to the EEPROM which has extended configuration options. The MCU is programmable while manufacturing in the factory as per customer needs.

Transaction Translator

The Transaction Translator translates data from one speed to another. A TT takes high speed split transactions and translates them to full or low speed transactions when the hub is operating at high speed (the upstream port is connected to a high speed host controller) and has full or low speed devices attached. The operating speed of a device attached on a downstream port determines whether the routing logic connects a port to the TT or to hub repeater. When the upstream host and downstream device are functioning at different speeds, the data is routed through the TT. In all other cases, the data is routed through the repeater. For example, If a full or low speed device is connected to the high speed host upstream through the hub, then the data transfer route includes TT. If a high speed device is connected to the high speed host upstream through the hub, the transfer route includes the repeater. When the hub is connected to a full speed host controller upstream, then high speed peripheral does not operate at its full capability. These devices only work at full speed. Full and low speed devices connected to this hub operate at their normal speed.

Port Control

The downstream 'Port Control' block handles the connect/disconnect and over current detection as well as the power enable and LED control. It also generates the control signals for the downstream transceivers.

Applications

Typical applications for the HX2VL device family are:

- Docking stations
- Standalone hubs
- Monitor hubs
- Multi-function printers
- Digital televisions
- Advanced port replicators
- Keyboard hubs
- Gaming consoles



Functional Overview

The Cypress CY7C6563X USB 2.0 Hubs are low power hub solutions for USB which provide maximum transfer efficiency. The CY7C6563X USB 2.0 Hubs integrate 1.5 kohm upstream pull-up resistors for full speed operation and all downstream 15 kohm pull-down resistors and series termination resistors on all upstream and downstream D+ and D- pins. This results in optimization of system costs by providing built-in support for the USB 2.0 specification.

System Initialization

On power up, CY7C6563X has an option to enumerate from the default settings in the mask ROM or from reading an external EEPROM for configuration information. At the most basic level, this EEPROM has the Vendor ID (VID) and the Product ID (PID), for the customer's application. For more specialized applications, other configuration options can be specified. See EEPROM Configuration Options on page 16 for more details. CY7C6563X verifies the checksum before loading the EEPROM contents as the descriptors.

Enumeration

CY7C6563X enables the pull-up resistor on D+ to indicate its presence to the upstream hub, after which a USB Bus Reset is expected. After a USB Bus Reset, CY7C6563X is in an unaddressed, unconfigured state (configuration value set to '0'). During the enumeration process, the host sets the hub's address and configuration. After the hub is configured, the full hub functionality is available.

Upstream Port

The upstream port includes the transmitter and the receiver state machine. The transmitter and receiver operate in high speed and full speed depending on the current hub configuration. The transmitter state machine monitors the upstream facing port while the Hub Repeater has connectivity in the upstream direction. This machine prevents babble and disconnect events on the downstream facing ports of this hub from propagating and causing the hub to be disabled or disconnected by the hub to which it is attached.

Downstream Ports

The CY7C6563X supports a maximum of four downstream ports, each of which may be marked as usable or removable in the EEPROM configuration, see EEPROM Configuration Options on page 16. Additionally it can also be configured by pin strapping, see Pin Configuration Options on page 17.

Downstream D+ and D– pull-down resistors are incorporated in CY7C6563X for each port. Before the hubs are configured, the ports are driven SE0 (Single Ended Zero, where both D+ and D– are driven low) and are set to the unpowered state. When the hub is configured, the ports are not driven and the host may power the ports by sending a SetPortPower command for each port. After a port is powered, any connect or disconnect event is detected by the hub. Any change in the port state is reported by the hubs back to the host through the Status Change Endpoint (endpoint 1).

On receipt of SetPortReset request for a port with a device connected, the hub does as follows:

- Performs a USB Reset on the corresponding port
- Puts the port in an enabled state
- Enables babble detection after the port is enabled.

Babble consists of a non idle condition on the port after EOF2. If babble is detected on an enabled port, that port is disabled. A ClearPortEnable request from the host also disables the specified port.

Downstream ports can be individually suspended by the host with the SetPortSuspend request. If the hub is not suspended, a remote wakeup event on that port is reflected to the host through a port change indication in the Hub Status Change Endpoint. If the hub is suspended, a remote wakeup event on this port is forwarded to the host. The host may resume the port by sending a ClearPortSuspend command.

Power Switching

The CY7C6563X includes interface signals for external port power switches. Both ganged and individual (per-port) configurations are supported by pin strapping, see Pin Configuration Options on page 17.

After enumerating, the host may power each port by sending a SetPortPower request for that port. Power switching and overcurrent detection are managed using respective control signals (PWR#[n] and OVR#[n]) which are connected to an external power switch device. Both High/Low enabled power switches are supported and the polarity is configured through GPIO setting, see Pin Configuration Options on page 17.

Overcurrent Detection

The OVR#[n] pins of the CY7C6563X series are connected to the respective external power switch's port overcurrent indication (output) signals. After detecting an overcurrent condition, hub reports overcurrent condition to the host and disables the PWR#[n] output to the external power device. OVR#[n] has a setup time of 20 ns. It takes 3 to 4 ms from overcurrent detection to de-assertion of PWR#[n]


Port Indicators

The USB 2.0 port indicators are also supported directly by CY7C6563X. According to the specification, each downstream port of the hub optionally supports a status indicator. The presence of indicators for downstream facing ports is specified by bit 7 of the wHub Characteristics field of the hub class descriptor. The default CY7C6563X descriptor specifies that the port indicators are supported. The CY7C6563X port indicators has two modes of operation: automatic and manual.

On power up the CY7C6563X defaults to automatic mode, where the color of the Port Indicator (green, amber, off) indicates the functional status of the CY7C6563X port. The LEDs are turned off when the device is suspended.



Figure 1. Port Status Indicator LED




Power Regulator

CY7C6563X requires 3.3 V source power for normal operation of internal core logic and USB physical layer (PHY). The integrated low-drop power regulator converts 5 V power input from USB cable (Vbus) to 3.3 V source power. The 3.3 V power output is guaranteed by an internal voltage reference circuit when the input voltage is within the 4.75 V to 5.25 V range. The regulator's maximum current loading is 150 mA, which provides tolerance margin over CY7C6563X's normal power consumption of below 100 mA. The on chip regulator has a quiescent current of 28 μ A.

External Regulation Scheme

CY7C6563X supports both external regulation and internal regulation schemes. When an external regulation is chosen, then for the 48 Pin package, VCC and VREG are to be left open with no connection. The external regulator output 3.3 V has to be connected to VCC_A and VCC_D pins. This connection has to be done externally, on board. For the 28-pin package, the 3.3 V output from the external regulator has to be connected to VREG. A not VCC_D in has to be connected to VREG. The VCC pin has to be left open with no connection. From the external input 3.3 V, 1.8 V is internally generated for the chip's internal usage.

Figure 2. External Regulation Scheme




External Regulation Scheme


Internal Regulation Scheme

When the built-in internal regulator is chosen, then the VCC pin has to be connected to a 5 V, in both 48-pin and 28-pin packages. Internally, the built-in regulator generates a 3.3 V and 1.8 V for the chip's internal usage. Also a 3.3 V output is available at VREG pin, that has to be connected externally to VCC_A and VCC D.

Figure 3. Internal Regulation Scheme




Internal Regulation Scheme





Pin Configurations


Figure 4. 48-pin TQFP (7 × 7 × 1.4 mm) pinout





Pin Configurations (continued)

Figure 5. 48-pin TQFP (7 × 7 × 1.4 mm) pinout









Pin Configurations (continued)


Figure 6. 28-pin QFN (5 × 5 × 0.8 mm) pinout









Pin Configurations (continued)





Not Recommended for New Designs






Pin Definitions

48-pin TQFP Package

Name	Pin No.	Type ^[1]	Description	
Power and Clock				
VCC_A	1	Р	V _{CC_A} . 3.3 V analog power to the chip.	
VCC_A	7	Р	V _{CC_A} . 3.3 V analog power to the chip.	
VCC_A	12	Р	V _{CC_A} . 3.3 V analog power to the chip.	
VCC_A	16	Р	V _{CC_A} . 3.3 V analog power to the chip.	
VCC_A	19	Р	V _{CC_A} . 3.3 V analog power to the chip. NC in CY7C65634.	
VCC_D	34	Р	V _{CC_D} . 3.3 V digital power to the chip.	
VCC_D	38	Р	V _{CC_D} . 3.3 V digital power to the chip.	
VCC	47	Р	V _{CC} . 5 V input to the internal regulator; NC if using external regulator	
VREG	48	Р	V _{REG} . 5–3.3 V regulator o/p during internal regulation; NC if using external regulator.	
GND	2	Р	GND. Connect to Ground with as short a path as possible.	
GND	8	Р	GND. Connect to Ground with as short a path as possible.	
GND	13	Р	GND. Connect to Ground with as short a path as possible.	
GND	20	Р	GND. Connect to Ground with as short a path as possible.	
XIN	14	I	12 MHz crystal clock input, or 12/27/48 MHz clock input.	
XOUT	15	0	12 MHz Crystal OUT	
SEL48/SEL27	25 / 44	I	Clock source selection inputs. 00: Reserved 01: 48 MHz OSC-in 10: 27 MHz OSC-in 11: 12 MHz Crystal or OSC-in	
RESET#	26	I	Active LOW Reset. External reset input, default pull high 10 k Ω ; When RESET = low, whole chip is reset to the initial state.	
SELFPWR	37	I	Self Power. Input for selecting self/bus power. 0 is bus powered, 1 is self powered.	
GANG	39	I/O	GANG . Default is input mode after power-on-reset. <u>Gang Mode</u> : Input:1 -> Output is 0 for Normal Operation and 1 for Suspend <u>Individual Mode</u> : Input:0 -> Output is 1 for Normal Operation and 0 for Suspend Refer to Gang/Individual Power Switching Modes in Pin Configuration Options Section for details	
RREF	11	I/O	649 ohm resistor must be connected between RREF and Ground.	
System Interface		1		
Test I2C_SCL	27	I(R _{DN}) I/O(R _{DN})	Test : 0: Normal Operation & 1: Chip will be put in test mode. I2C_SCL : Can be used as I2C clock pin to access I2C EEPROM.	
Upstream Port		1		
D-	3	I/O/Z	Upstream D– Signal.	
D+	4	I/O/Z	Upstream D+ Signal.	
Downstream Port	1			
DD-[1]	5	I/O/Z	Downstream D- Signal. Downstream D- signal of port 1.	
DD+[1]	6	I/O/Z	Downstream D+ Signal. Downstream D+ signal of port 1.	

Notes

Pin Types: I = Input, O = Output, P = Power/Ground., Z = High Impedance, R_{DN} = Pad internal Pull Down Resistor, R_{UP} = Pad internal Pull Up Resistor.
The alternate function of these pins as LED indicator is not available if the pins are strapped to logic high, unless a separate circuit is designed to support logic high disconnect after 60 ms of power-on reset (POR), when these pins are reconfigured as outputs.





Pin Definitions (continued)

48-pin TQFP Package

Name	Pin No.	Type ^[1]	Description	
AMBER[1] ^[1, 2] SPI_CS	46	O(R _{DN}) O(R _{DN})	LED . Driver output for Amber LED. Port Indicator Support. Default is Active HIGH. SPI_CS . Can be used as chip select to access external SPI EEPROM.	
GREEN ^[1, 2] SPI_SK FIXED_PORT1	45	O(R _{DN}) O(R _{DN}) I(R _{DN})	LED. Driver output for Green LED. Port Indicator Support. Default is Active HIGH. SPI_SK. Can be used as SPI Clock to access external SPI EEPROM. FIXED_PORT1. At POR used to set Port1 as non removable port. Refer pin configuration Section.	
OVR#[1]	42	I(R _{UP})	Active LOW Overcurrent Condition Detection Input. Overcurrent condition detection input for Port 1.	
PWR#[1] I2C_SDA	43	O/Z I/O	Power Switch Driver Output . Default is Active LOW. I2C_SDA . Can be used as I2C Data pin, connected with I2C EEPROM.	
Downstream Port 2	2			
DD-[2]	9	I/O/Z	Downstream D– Signal. Downstream D– signal of port 2.	
DD+[2]	10	I/O/Z	Downstream D+ Signal. Downstream D+ signal of port 2.	
AMBER[2] ^[2] SPI_MOSI PWR_PIN_POL	36	O(R _{DN}) O(R _{DN}) I(R _{DN})	LED. Driver output for Amber LED. Port Indicator Support. Default is Active HIGH. SPI_MOSI. Can be used as Data Out to access external SPI EEPROM. PWR_PIN_POL. Used for power switch enable pin polarity setting. Refer Configuration Section.	
GREEN[2] ^[2] SPI_MISO FIXED_PORT2	35	O(R _{DN}) I(R _{DN}) I(R _{DN})	ED . Driver output for Green LED. Port Indicator Support. Default is Active HIGH. PI_MISO . Can be used as Data In to access external SPI EEPROM. IXED_PORT2 . At POR used to set Port2 as non removable port. Refer Configuration Section.	
OVR#[2]	40	I(R _{UP})	Active LOW Overcurrent Condition Detection Input. Overcurrent condition detection input for Port 2.	
PWR#[2]	41	O/Z	Power Switch Driver Output. Default is Active LOW.	
Downstream Port 3	}			
DD-[3]	17	I/O/Z	Downstream D- Signal. NC in CY7C65634.	
DD+[3]	18	I/O/Z	Downstream D+ Signal. NC in CY7C65634.	
AMBER[3] ^[2] SET_PORT_NUM2	33	O(R _{DN}) I(R _{DN})	LED . Driver output for Amber LED. Port Indicator Support. Default is Active HIGH. SET_PORT_NUM2 . Used to set port numbering along with SET_PORT_NUM1. Refer pin configuration section. NC in CY7C65634.	
GREEN[3] ^[2] FIXED_PORT3	32	O(R _{DN}) I(R _{DN})	LED . Driver output for Green LED. Port Indicator Support. Default is Active HIGH. FIXED_PORT3 . At POR used to set Port3 as non removable port. Refer pin configuration section. NC in CY7C65634.	
OVR#[3]	30	I(R _{UP})	Active LOW Overcurrent Condition Detection Input. Overcurrent condition detection input for Port 3. NC in CY7C65634.	
PWR#[3]	31	O/Z	Power Switch Driver Output . Default is Active LOW. NC in CY7C65634.	
Downstream Port 4	ļ.			
DD-[4]	21	I/O/Z	Downstream D- Signal. NC in CY7C65634.	
DD+[4]	22	I/O/Z	Downstream D+ Signal. NC in CY7C65634.	

Pin Types: I = Input, O = Output, P = Power/Ground., Z = High Impedance, R_{DN} = Pad internal Pull Down Resistor, R_{UP} = Pad internal Pull Up Resistor.
The alternate function of these pins as LED indicator is not available if the pins are strapped to logic high, unless a separate circuit is designed to support logic high disconnect after 60 ms of power-on reset (POR), when these pins are reconfigured as outputs.




Pin Definitions (continued)

48-pin TQFP Package

Name	Pin No.	Type ^[1]	Description	
AMBER[4] ^[2] SET_PORT_NUM1	24	O(R _{DN}) I(R _{DN})	LED. Driver output for Amber LED. Port Indicator Support. Default is Active HIGH. SET_PORT_NUM1. Used to set port numbering along with SET_PORT_NUM2. Refer configuration Section. NC in CY7C65634.	
GREEN[4] ^[2] FIXED_PORT4	23	O(R _{DN}) I(R _{DN})	LED. Driver output for Green LED. Port Indicator Support. Default is Active HIGH. FIXED_PORT4. At POR used to set Port4 as non removable port. Refer configuration Section. NC in CY7C65634.	
OVR#[4]	28	I(R _{UP})	Active LOW Overcurrent Condition Detection Input. Overcurrent condition detection input for Port 4. NC in CY7C65634.	
PWR#[4]	29	O/Z	Power Switch Driver Output . Default is Active LOW. NC in CY7C65634.	

Notes

Pin Types: I = Input, O = Output, P = Power/Ground., Z = High Impedance, R_{DN} = Pad internal Pull Down Resistor, R_{UP} = Pad internal Pull Up Resistor.
The alternate function of these pins as LED indicator is not available if the pins are strapped to logic high, unless a separate circuit is designed to support logic high disconnect after 60 ms of power-on reset (POR), when these pins are reconfigured as outputs.





Pin Definitions

28-pin QFN Package

Power and Clock VCC_A 5P V_{CC_A} : 3.3 V analog power to the chip. VCC_A 9P V_{CC_A} : 3.3 V analog power to the chip. VCC_A 14P V_{CC_A} : 3.3 V analog power to the chip. VCC_C 21P V_{CC_A} : 3.3 V analog power to the chip. VCC_C 21P V_{CC_A} : 3.3 V analog power to the chip. VCC_C 27P V_{CC_A} : 5.3 V regulator verto the chip. VCC_C 27P V_{CC_A} : 5.3 V regulator o/p during internal regulator; NC if using external regulator $VREG$ 28P V_{CC_A} : 5.3 V regulator o/p during internal regulator; 3.3 V i/P if using external regulator.XIN10112 MHz crystal clock input, or 12 MHz clock inputXOUT11O12 MHz crystal clock input, or 12 MHz clock inputXOUT11O12 MHz crystal clock input, or 12 MHz clock inputXOUT11O12 MHz crystal clock input, or 12 MHz clock inputSELFPWR221Self Power. Input for selecting self/bus power. 0 is bus powered, 1 is self powered.GANG ^[5] 23I/OGANG cleafult is input mode after power-on-reset.Gan_Mode:Input.1> Output is 10 for Normal Operation and 1 for SuspendRefer8I/O649 ohm resistor must be connected between RREF and GroundSystem Interface18I/(RpN)Test18I/(RpN)I2C_SCL12I/OPWR#1926I/ODo-11I/O/ZUpstream D	Name	Pin Number	Type ^[2]	Description	
VCC_A9PVCC_A: 3.3 V analog power to the chip.VCC_A14PVCC_A: 3.3 V analog power to the chip.VCC_D21PVCC_D: 3.3 V digital power to the chip.VCC27PVCC_5: 3.3 V regulator o/p during internal regulator;VREG28PVCC_5: 3.3 V regulator o/p during internal regulator;XIN10112 MHz crystal clock input, or 12 MHz clock inputXOUT11O12 MHz crystal OUTRESET#171Active LOW Reset. External reset input, default pull high 10 KQ; When RESET = low, whole chip is reset to the initial stateSELFPWR221Self Power. Input for selecting self/bus power. 0 is bus powered, 1 is self powered.GANG ^[5] 231/OGAMG Default is input mode after power-on-resist.GANG ^[5] 231/OGAMG Default is input mode after power-on-resist.RREF81/OGAMG Default is input mode after power-on-resist.System Interface1012 C_SCL: 12 C Clock pin.Test181/O12C_SCL: 12 C Clock pin.PWR#[19]261/OPower Switch Driver Output Default is Active LOW.L2C_SCL181/OZDownstream D- Signal.D+11/O/ZDownstream D- Signal.D+21/O/ZDownstream D- Signal.D+1131/O/ZDownstream D- Signal.D+1271/O/ZDownstream D- Signal.D+1271/O/ZDownstream D- Signal.D+261/	Power and Clock				
VCC_A14P V_{CC_A} , 3.3 V analog power to the chip.VCC_D21P V_{CC_C} , 3.3 V digital power to the chip.VCC27P V_{CC_C} , 5.3 V regulator of purplication; NC if using external regulatorVREG28P V_{CC_C} , 5-3.3 V regulator of purplication; NC if using external regulator.XIN10I12 MHz crystal clock input, or 12 MHz clock inputXOUT11O12 MHz crystal clock input, or 12 MHz clock inputXOUT11O12 MHz crystal clock input, or 12 MHz clock inputXOUT11O12 MHz crystal clock input, or 12 MHz clock inputXOUT11O12 MHz crystal clock input, or 12 MHz clock inputXOUT11O12 MHz crystal clock input, or 12 MHz clock inputXOUT11O12 MHz crystal clock input, or 12 MHz clock inputXOUT11O12 MHz crystal clock input, or 12 MHz clock inputXOUT11O12 MHz crystal clock input, or 12 MHz clock inputXOUT11O12 MHz crystal clock input, or 12 MHz clock inputXOUT11Self Power. Input for selecting self/bus power. 0 is bus powered, 1 is self powered.GANG ^[5] 23I/OSelf Power. Input for selecting self/bus power. 0 is bus powered, 1 is self powered.GANG ^[5] 23I/O649 ohm resistor must be connected between RREF and GroundSystem InterfaceI/O22 SCL: 12C Clock pin.Test18I(R_DN)I/O/Ex Stich Driver Output. Default is Active LOW.	VCC_A	5	Р	V _{CC A} . 3.3 V analog power to the chip.	
VCC_D21P V_{CC_D} , 3.3 V digital power to the chip.VCC27P V_{CC_c} , 5.3 V regulator to the internal regulator; NC if using external regulatorVREG28P V_{CC_c} , 5.3 V regulator o/p during internal regulation; 3.3 V <i>VP</i> if using external regulator.XIN10I12 MHz crystal clock input, or 12 MHz clock inputXOUT11O12 MHz crystal clock input, or 12 MHz clock input.RESET#17IActive LOW Reset. External reset input, default pull high 10 kΩ; When RESET = low, whole chip is reset to the initial stateSELFPWR22ISelf Power. Input for selecting self/bus power.0 is bus powered, 1 is self powered.GANG ^[6] 23I/OSelf Power. Input for selecting self/bus power.0 is bus powered, 1 for Suspend Individual Mode: Input: -> Output is 0 for Normal Operation and 0 for Suspend Refer to Gang/Individual Power Switching Modes in Pin Configuration Options Section for detailsREF8I/O649 ohm resistor must be connected between RREF and GroundSystem InterfaceI/O(R _{DN})Power Switch Driver Output. Default is Active LOW.I2C_SOL18I/O(Z_SOL: I2C Clock pin.PWR# ^[3] 26I/ODownstream D- Signal.D-1I/O/ZUpstream D- Signal.D+2I/O/ZDownstream D- Signal.D+114I/O/ZDownstream D- Signal.D+114I/O/ZDownstream D- Signal.D+114I/O/ZDownstream D- Signal.D+114I/O/ZDownstream D- Signal. <tr< td=""><td>VCC_A</td><td>9</td><td>Р</td><td>V_{CC A}. 3.3 V analog power to the chip.</td></tr<>	VCC_A	9	Р	V _{CC A} . 3.3 V analog power to the chip.	
VCC27P V_{CC} 5 V input to the internal regulator; NC if using external regulatorVREG28P V_{CC} 5-3.3 V regulator o/p during internal regulation; 3.3 V I/P if using external regulator.XIN10I12 MHz crystal clock input, or 12 MHz clock inputXOUT11012 MHz crystal OUTRESET#17IActive LOW Reset. External reset input, default pull high 10 kΩ; When RESET = low, whole chip is reset to the initial stateSELFPWR22ISelf Power. Input for selecting self/bus power.0 is bus powered, 1 is self powered.GANG ^[5] 23I/OGANG input 0 -> Output 1 of or Normal Operation and 1 for Suspend Individual Mode: Input 1 -> Output 1s 0 for Normal Operation and 0 for Suspend Refer to Gang/Individual Power Switching Modes in Pin Configuration Options Section for detailsREF8I/O649 ohm resistor must be connected between RREF and GroundSystem InterfaceI/O(R _{DN})Test: 0: Normal Operation & 1: Chip will be put in test mode Iz2_SCL: I2C Clock pin.PWR#[1]26I/O/ZUpstream D- Signal.D-11I/O/ZUpstream D- Signal.DD-[1]3I/O/ZDownstream D- Signal.DVR#[1]4I/O/ZDownstream D- Signal.OVR#[1]25I/O/ZDownstream D- Signal.DVR#[1]26I/O/ZDownstream D- Signal.DVR#[2]7I/O/ZDownstream D- Signal.OVR#[2]7I/O/ZDownstream D- Signal.OVR#[2]7I/O/ZDownstream D- Signal.D	VCC_A	14	Р	V _{CC_A} . 3.3 V analog power to the chip.	
VREG 28 P Voc. 5-3.3 V regulator o/p during internal regulation; 3.3 V I/P if using external regulator. XIN 10 I 12 MHz crystal clock input, or 12 MHz clock input XOUT 11 0 12 MHz crystal clock input, or 12 MHz clock input XOUT 11 0 12 MHz crystal OUT RESET# 17 I Active LOW Reset. External reset input, default pull high 10 kΩ; When RESET = low, whole chip is reset to the initial state SELFPWR 22 I Self Power. Input for selecting self/bus power. 0 is bus powered, 1 is self powered. GANG ^[5] 23 I/O GANG. Default is input mode after power-on-reset. Gang Mode: input: 0 -> Output is 0 for Normal Operation and 0 for Suspend Individual Mode: Input: 0 -> Output is 0 for Normal Operation and 0 for Suspend Refer to Gang/Individual Mode: Input: 0 -> Output is 1 for Normal Operation and 0 for Suspend Refer to Gang/Individual Mode: Input: 0 -> Output is 0 for Normal Operation and 0 for Suspend Individual Mode: Input: 0 -> Output is 0 for Normal Operation and 0 for Suspend Refer to Case on rout be connected between RREF and Ground System Interface I/O (Row) Ize_SCL: I2C Clock pin. I2C_SOL 18 I/(ORN) Ize_SCL: I2C Clock pin. Dwrtram Port U Owrerservert Dorter Output. Default is Active LOW. Ize_SOL <td>VCC_D</td> <td>21</td> <td>Р</td> <td>V_{CC_D}. 3.3 V digital power to the chip.</td>	VCC_D	21	Р	V _{CC_D} . 3.3 V digital power to the chip.	
VREG 20 P regulator. XIN 10 I 12 MHz crystal clock input, or 12 MHz clock input XOUT 11 O 12 MHz crystal OUT RESET# 17 I Active LOW Reset. External reset input, default pull high 10 kΩ; When RESET = low, whole chip is reset to the initial state SELFPWR 22 I Self Power. Input for selecting self/bus power. 0 is bus powered, 1 is self powered. GANG ^[5] 23 I/O Self Power. Input of selecting self/bus power. 0 is bus powered, 1 is supend mode. GANG ^[5] 23 I/O Gang/Individual Mode: Input: -> Output is 1 for Normal Operation and 1 for Suspend Refer to Gang/Individual Power Switching Modes in Pin Configuration Options Section for details RREF 8 I/O 649 ohm resistor must be connected between RREF and Ground System Interface If C_SOL IZC_SOL IZC_SOL I2C_SOL 18 I/O Power Switch Driver Output. Default is Active LOW. I2C_SOL 18 I/O/Z Upstream D- Signal. D- 1 I/O/Z Upstream D- Signal. Db-[1] 3 I/O/Z Downstream D- Signal.	VCC	27	Р	V _{CC} . 5 V input to the internal regulator; NC if using external regulator	
XOUT11O12 MHz Crystal OUTRESET#17IActive LOW Reset. External reset input, default pull high 10 kΩ; When RESET = low, whole chip is reset to the initial stateSELFPWR22ISelf Power. Input for selecting self/bus power. 0 is bus powered, 1 is self powered. GANG ^[5] GANG ^[5] 23I/OGANG. Default is input mode after power-on-reset. Gang Mode: Input: 1 > Output is 0 for Normal Operation and 0 for Suspend 	VREG	28	Р		
RESET# 17 I Active LOW Reset. External reset input, default pull high 10 kΩ; When RESET = low, whole chip is reset to the initial state SELFPWR 22 I Self Power. Input for selecting self/bus power. 0 is bus powered, 1 is self powered. GANG ^[5] 23 I/O Self Power. Input for selecting self/bus power. 0 is bus powered, 1 is self powered. GANG ^[5] 23 I/O GARG. Default is input mode after power-on-reset. Gang Mode: Input: 0 > Output is 0 for Normal Operation and 0 for Suspend Individual Mode: Input: 0 > Output is 0 for Normal Operation and 0 for Suspend Refer to Gang/Individual Power Switching Modes in Pin Configuration Options Section for details System Interface Test: 0: Normal Operation & 1: Chip will be put in test mode IZC_SCL: I2C Clock pin. Power Switch Driver Output. Default is Active LOW. D2_CSDA 26 I/O Upstream D- Signal. Power Switch Driver Output. Default is Active LOW. D+ 2 I/O/Z Downstream Port 3 Downstream D- Signal. Db-[1] 3 I/O/Z Downstream D- Signal. Active LOW Overcurrent Condition Detection Input. Overcurrent condition detection	XIN	10	Ι	12 MHz crystal clock input, or 12 MHz clock input	
RESET# 11 1 whole chip is reset to the initial state SELFPWR 22 1 Self Power. Input for selecting self/bus power. 0 is bus powered, 1 is self powered. GANG ^[5] 23 1/0 GANG. Default is input mode after power-on-reset. Gang Mode: Input: 1 >> Output is 0 for Normal Operation and 1 for Suspend Individual Mode: Input: 0 >> Output is 1 for Normal Operation and 0 for Suspend Individual Mode: Input: 0 >> Output is 1 for Normal Operation and 0 for Suspend Individual Mode: Input: 0 >> Output is 1 for Normal Operation and 0 for Suspend Individual Mode: Input: 0 >> Output is 1 for Normal Operation and 0 for Suspend Individual Mode: Input: 0 >> Output is 1 for Normal Operation and 0 for Suspend Individual Mode: Input: 0 >> Output is 1 for Normal Operation options Section for details RREF 8 1/0 649 ohm resistor must be connected between RREF and Ground System Interface 18 1(R_DN) I/O(R_DN) Test: 0: Normal Operation & 1: Chip will be put in test mode I2C_SCL PWR# ^[13] 26 1/0 Power Switch Driver Output. Default is Active LOW. I2C_SDA Default is Active LOW. I2C_SDA D- 1 1//0/Z Upstream D- Signal. DW. Db- 1 1//0/Z Downstream D- Signal. DD-[1] 3 1//0/Z Downstream D- Signal. OVR#[1] 25 I(R_UP) Active LOW Overcurrent Condition	XOUT	11	0	12 MHz Crystal OUT	
GANGGANG. Default is input mode after power-on-reset. Gang Mode: Input: 1 -> Output is 0 for Normal Operation and 1 for Suspend Individual Mode: Input: 0 -> Output is 1 for Normal Operation and 0 for Suspend Refer to Gang/Individual Power Switching Modes in Pin Configuration Options Section for detailsRREF8I/O649 ohm resistor must be connected between RREF and GroundSystem InterfaceTest I2C_SCL18I(R _{DN}) I/O(R _{DN})Test: 0: Normal Operation & 1: Chip will be put in test mode I2C_SCL: I2C Clock pin.PWR#[3] I2C_SDA26I/OPower Switch Driver Output. Default is Active LOW. I2C_SDA: I2C Data pin.Upstream PortUpstream D- Signal.D-1I/O/ZUpstream D- Signal.DD-[1]3I/O/ZDownstream D- Signal.DD+[1]4I/O/ZDownstream D+ Signal.OVR#[1]25I(R _{UP})Active LOW Overcurrent Condition Detection Input. Overcurrent condition detection input for Port 1. Only OVR#[1](pin 25) is enabled in Gang mode. OVR#[2](pin 24), I/O/ZDD-[2]6I/O/ZDownstream D- Signal.DD-[2]7I/O/ZDownstream D- Signal.DD-[2]6I/O/ZDownstream D- Signal.DD-[2]6I/O/ZDownstream D- Signal.DD+[2]7I/O/ZDownstream D- Signal.DD+[2]7I/O/ZDownstream D- Signal.DD+[2]7I/O/ZDownstream D- Signal.DD+[2]7I/O/ZDownstream D- Signal.DD+[2]7I/O/ZDownstream D- Signal.	RESET#	17	Ι		
GANGCang Mode: Input: 1 -> Output is 0 for Normal Operation and 1 for Suspend Individual Mode: Input: 0 -> Output is 0 for Normal Operation and 0 for Suspend Refer to Gang/Individual Power Switching Modes in Pin Configuration Options Section for detailsRREF8I/O649 ohm resistor must be connected between RREF and GroundSystem Interface18I/(R _{DN}) 	SELFPWR	22	I	Self Power. Input for selecting self/bus power. 0 is bus powered, 1 is self powered.	
System Interface Test 18 I(R _{DN}) I/O(R _{DN}) Test: 0: Normal Operation & 1: Chip will be put in test mode I2C_SCL: I2C Clock pin. PWR#[^{13]} I2C_SDA 26 I/O Power Switch Driver Output. Default is Active LOW. I2C_SDA: I2C Data pin. Upstream Port I/OZ Upstream D- Signal. D- 1 I/OZ Upstream D- Signal. D+ 2 I/OZ Upstream D- Signal. Dbmstream Port Downstream D- Signal. DD-[1] 3 I/O/Z Downstream D- Signal. DD+[1] 4 I/O/Z Downstream D- Signal. OVR#[1] 25 I(R _{UP}) Active LOW Overcurrent Condition Detection Input. Overcurrent condition detection input for Port 1. Only OVR#[1](pin 25) is enabled in Gang mode. OVR#[2](pin 24), OVR#[3](pin 20) and OVR#[4](pin 19) are disabled in Gang mode. OVR#[2](pin 24), OVR#[3](pin 20) and OVR#[4](pin 19) are disabled in Gang mode. DD-[2] 6 I/O/Z Downstream D- Signal. DD+[2] 7 I/O/Z Downstream D- Signal. DD+[2] 7 I/O/Z Downstream D- Signal. OVR#[2] 24 I(R _{UP}) Active LOW Overcurrent Condit	GANG ^[5]	23	I/O	GANG. Default is input mode after power-on-reset. <u>Gang Mode</u> : Input:1 -> Output is 0 for Normal Operation and 1 for Suspend <u>ndividual Mode</u> : Input:0 -> Output is 1 for Normal Operation and 0 for Suspend Refer to Gang/Individual Power Switching Modes in Pin Configuration Options	
Test I2C_SCL18I(RDN) I/O(RDN)Test: 0: Normal Operation & 1: Chip will be put in test mode I2C_SCL: I2C Clock pin.PWR# [3] I2C_SDA26I/OPower Switch Driver Output. Default is Active LOW. I2C_SDA: I2C Data pin.Upstream PortD-1I/O/ZUpstream D- Signal.D+2I/O/ZUpstream D- Signal.Db+2I/O/ZUpstream D- Signal.DD-[1]3I/O/ZDownstream D- Signal.DD-[1]4I/O/ZDownstream D- Signal.DD-[1]4I/O/ZDownstream D- Signal.DVr#[1]4I/O/ZDownstream D- Signal.OVR#[1]25I(RUP)Active LOW Overcurrent Condition Detection Input. Overcurrent condition OVR#[2](pin 24), OVR#[3](pin 20) and OVR#[4](pin 19) are disabled in Gang mode. OVR#[2](pin 24), OVR#[3](pin 20) and OVR#[4](pin 19) are disabled in Gang mode. OVR#[2](pin 24)DD-[2]6I/O/ZDownstream D- Signal.DD-[2]6I/O/ZDownstream D- Signal.DD+[2]7I/O/ZDownstream D- Signal.OVR#[2]24I(RUP)Active LOW Overcurrent Condition Detection Input. Overcurrent condition Overcurrent Condition Detection Input. Overcurrent condition OVR#[2] pin is disabled in Gang mode.Downstream Port 3	RREF	8	I/O	649 ohm resistor must be connected between RREF and Ground	
I2C_SCLIAI/O(RDN)I2C_SCL: I2C Clock pin.PWR# [3] I2C_SDA26I/OPower Switch Driver Output. Default is Active LOW. I2C_SDA: I2C Data pin.Upstream PortD-1I/O/ZUpstream D- Signal.D+2I/O/ZUpstream D- Signal.Db-[1]3I/O/ZUpstream D- Signal.DD-[1]3I/O/ZDownstream D- Signal.DD-[1]4I/O/ZDownstream D- Signal.OVR#[1]25I(RUP)Active LOW Overcurrent Condition Detection Input. Overcurrent condition detection input for Port 1. Only OVR#[1](pin 25) is enabled in Gang mode. OVR#[2](pin 24), OVR#[3](pin 20) and OVR#[4](pin 19) are disabled in Gang mode.DD-[2]6I/O/ZDownstream D- Signal.DD-[2]7I/O/ZDownstream D- Signal.OVR#[2]24I(RUP)Active LOW Overcurrent Condition Detection Input. Overcurrent condition detection input for Port 1. Only OVR#[4](pin 19) are disabled in Gang mode. OVR#[2]OVR#[2]24I(N/ZDownstream D- Signal.OVR#[2]24I(RUP)Active LOW Overcurrent Condition Detection Input. Overcurrent condition detection input for Port 2. Only OVR#[1](pin 25) is enabled in Gang mode. This (OVR#[2]) pin is disabled in Gang mode. This (OVR#[2]) pin is disabled in Gang mode.	System Interface				
I2C_SDA2bI/OI2C_SDA: I2C Data pin.Upstream PortD-1I/O/ZUpstream D- Signal.D+2I/O/ZUpstream D+ Signal.Downstream Port 1Downstream Port 3I/O/ZDownstream D- Signal.DD-[1]3I/O/ZDownstream D+ Signal.DD+[1]4I/O/ZDownstream D+ Signal.OVR#[1]25I(R _{UP})Active LOW Overcurrent Condition Detection Input. Overcurrent condition detection input for Port 1. Only OVR#[1](pin 25) is enabled in Gang mode. OVR#[2](pin 24), OVR#[3](pin 20) and OVR#[4](pin 19) are disabled in Gang mode.DD-[2]6I/O/ZDownstream D- Signal.DD-[2]6I/O/ZDownstream D- Signal.DD+[2]7I/O/ZDownstream D- Signal.OVR#[2]24I(R _{UP})Active LOW Overcurrent Condition Detection Input. Overcurrent condition detection input for Port 2. Only OVR#[1](pin 25) is enabled in Gang mode. This (OVR#[2]) pin is disabled in Gang mode.Downstream Port 324I(R _{UP})		18		I2C_SCL: I2C Clock pin.	
D-1I/O/ZUpstream D- Signal.D+2I/O/ZUpstream D+ Signal.Downstream Port 1DD-[1]3I/O/ZDownstream D- Signal.DD+[1]4I/O/ZDownstream D+ Signal.OVR#[1]25I(R _{UP})Active LOW Overcurrent Condition Detection Input. Overcurrent condition detection input for Port 1. Only OVR#[1](pin 25) is enabled in Gang mode. OVR#[2](pin 24), OVR#[3](pin 20) and OVR#[4](pin 19) are disabled in Gang mode.DD-[2]6I/O/ZDownstream D- Signal.DD-[2]6I/O/ZDownstream D- Signal.DD+[2]7I/O/ZDownstream D- Signal.OVR#[2]24I(R _{UP})Active LOW Overcurrent Condition Detection Input. Overcurrent condition detection input for Port 2. Only OVR#[1](pin 25) is enabled in Gang mode. This (OVR#[2]) pin is disabled in Gang mode.Downstream Port 324I(R _{UP})		26	I/O		
D+2I/O/ZUpstream D+ Signal.Downstream Port 1DD-[1]3I/O/ZDownstream D- Signal.DD-[1]3I/O/ZDownstream D- Signal.DD+[1]4I/O/ZDownstream D+ Signal.OVR#[1]25I(R _{UP})Active LOW Overcurrent Condition Detection Input. Overcurrent condition detection input for Port 1. Only OVR#[1](pin 25) is enabled in Gang mode. OVR#[2](pin 24), OVR#[3](pin 20) and OVR#[4](pin 19) are disabled in Gang mode.Downstream Port 2Downstream D- Signal.Downstream D- Signal.DD-[2]6I/O/ZDownstream D- Signal.DD-[2]7I/O/ZDownstream D+ Signal.OVR#[2]7I/O/ZDownstream D+ Signal.OVR#[2]24I(R _{UP})Active LOW Overcurrent Condition Detection Input. Overcurrent condition detection input for Port 2. Only OVR#[1](pin 25) is enabled in Gang mode. This (OVR#[2]) pin is disabled in Gang mode.Downstream Port 3I/O/ZDownstream D+ Signal.	Upstream Port				
Downstream Port 1 Journal DD-[1] 3 I/O/Z Downstream D- Signal. DD+[1] 4 I/O/Z Downstream D+ Signal. OVR#[1] 25 I(R _{UP}) Active LOW Overcurrent Condition Detection Input. Overcurrent condition detection input for Port 1. Only OVR#[1](pin 25) is enabled in Gang mode. OVR#[2](pin 24), OVR#[3](pin 20) and OVR#[4](pin 19) are disabled in Gang mode. OVR#[2](pin 24), OVR#[3](pin 20) and OVR#[4](pin 19) are disabled in Gang mode. DD-[2] 6 I/O/Z Downstream D- Signal. DD+[2] 7 I/O/Z Downstream D- Signal. OVR#[2] 24 I(R _{UP}) Active LOW Overcurrent Condition Detection Input. Overcurrent condition detection input for Port 2. Only OVR#[1](pin 25) is enabled in Gang mode. This (OVR#[2]) pin is disabled in Gang mode. Downstream Port 3 24 I(R _{UP})	D–	1	I/O/Z	Upstream D– Signal.	
DD-[1]3I/O/ZDownstream D- Signal.DD+[1]4I/O/ZDownstream D+ Signal.OVR#[1]25I(R _{UP})Active LOW Overcurrent Condition Detection Input. Overcurrent condition detection input for Port 1. Only OVR#[1](pin 25) is enabled in Gang mode. OVR#[2](pin 24), OVR#[3](pin 20) and OVR#[4](pin 19) are disabled in Gang mode.Downstream Port 2DD-[2]6I/O/ZDownstream D- Signal.DD-[2]6I/O/ZDownstream D- Signal.DD+[2]7I/O/ZDownstream D+ Signal.OVR#[2]24I(R _{UP})Active LOW Overcurrent Condition Detection Input. Overcurrent condition detection input for Port 2. Only OVR#[1](pin 25) is enabled in Gang mode.DVR#[2]24I(R _{UP})Active LOW Overcurrent Condition Detection Input. Overcurrent condition detection input for Port 2. Only OVR#[1](pin 25) is enabled in Gang mode.Downstream Port 3II	D+	2	I/O/Z	Upstream D+ Signal.	
DD+[1]4I/O/ZDownstream D+ Signal.OVR#[1]25I(R _{UP})Active LOW Overcurrent Condition Detection Input. Overcurrent condition detection input for Port 1. Only OVR#[1](pin 25) is enabled in Gang mode. OVR#[2](pin 24), OVR#[3](pin 20) and OVR#[4](pin 19) are disabled in Gang mode.Downstream Port 2DD-[2]6I/O/ZDownstream D- Signal.DD+[2]7I/O/ZDownstream D+ Signal.OVR#[2]7I/O/ZDownstream D+ Signal.OVR#[2]24I(R _{UP})Active LOW Overcurrent Condition Detection Input. Overcurrent condition detection input for Port 2. Only OVR#[1](pin 25) is enabled in Gang mode.Downstream Port 3	Downstream Port 1				
OVR#[1]25I(RUP)Active LOW Overcurrent Condition Detection Input. Overcurrent condition detection input for Port 1. Only OVR#[1](pin 25) is enabled in Gang mode. OVR#[2](pin 24), OVR#[3](pin 20) and OVR#[4](pin 19) are disabled in Gang mode.Downstream Port 2DD-[2]6I/O/ZDownstream D- Signal.DD+[2]7I/O/ZDownstream D+ Signal.OVR#[2]7I/O/ZDownstream D+ Signal.OVR#[2]24I(RUP)Active LOW Overcurrent Condition Detection Input. Overcurrent condition detection input for Port 2. Only OVR#[1](pin 25) is enabled in Gang mode.Downstream Port 3	DD-[1]	3	I/O/Z	Downstream D– Signal.	
OVR#[1] 25 I(R _{UP}) detection input for Port 1. Only OVR#[1](pin 25) is enabled in Gang mode. OVR#[2](pin 24), OVR#[3](pin 20) and OVR#[4](pin 19) are disabled in Gang mode. Downstream Port 2 DD-[2] 6 I/O/Z Downstream D- Signal. DD+[2] 7 I/O/Z Downstream D+ Signal. OVR#[2] 24 I(R _{UP}) Active LOW Overcurrent Condition Detection Input. Overcurrent condition detection input for Port 2. Only OVR#[1](pin 25) is enabled in Gang mode. Downstream Port 3 I(R _{UP}) I(R _{UP}) Active LOW Overcurrent Condition Detection Input. Overcurrent condition detection input for Port 2. Only OVR#[1](pin 25) is enabled in Gang mode.	DD+[1]	4	I/O/Z	Downstream D+ Signal.	
DD-[2] 6 I/O/Z Downstream D- Signal. DD+[2] 7 I/O/Z Downstream D+ Signal. OVR#[2] 24 I(R _{UP}) Active LOW Overcurrent Condition Detection Input. Overcurrent condition detection input for Port 2. Only OVR#[1](pin 25) is enabled in Gang mode. Downstream Port 3 V V V	OVR#[1]	25	I(R _{UP})	detection input for Port 1. Only OVR#[1](pin 25) is enabled in Gang mode.	
DD+[2] 7 I/O/Z Downstream D+ Signal. OVR#[2] 24 I(R _{UP}) Active LOW Overcurrent Condition Detection Input. Overcurrent condition detection input for Port 2. Only OVR#[1](pin 25) is enabled in Gang mode. Downstream Port 3 Downstream Port 3	Downstream Port 2	2			
OVR#[2] 24 I(R _{UP}) Active LOW Overcurrent Condition Detection Input. Overcurrent condition detection input for Port 2. Only OVR#[1](pin 25) is enabled in Gang mode. This (OVR#[2]) pin is disabled in Gang mode. Downstream Port 3 V	DD-[2]	6	I/O/Z	Downstream D– Signal.	
OVR#[2] 24 I(R _{UP}) detection input for Port 2. Only OVR#[1](pin 25) is enabled in Gang mode. Downstream Port 3 This (OVR#[2]) pin is disabled in Gang mode.	DD+[2]	7	I/O/Z	Downstream D+ Signal.	
	OVR#[2]	24	I(R _{UP})	detection input for Port 2. Only OVR#[1](pin 25) is enabled in Gang mode.	
DD–[3] 12 I/O/Z Downstream D– Signal. NC in CY7C65634.	Downstream Port 3	3	-		
	DD-[3]	12	I/O/Z	Downstream D- Signal. NC in CY7C65634.	

Notes

Pin Types: I = Input, O = Output, P = Power/Ground., Z = High Impedance, R_{DN} = Pad internal Pull Down Resistor, R_{UP} = Pad internal Pull Up Resistor.
PWR#/I2C_SDA can be used as either PWR# or I2C_SDA but not as both. If EEPROM is connected then the pin will act as I2C_SDA, it will not switch to PWR# mode (as it does in 48-pin TQFP package).

5. In Gang mode, only OVR#1 (pin 25) is enabled.



Pin Definitions (continued)

28-pin QFN Package

Name	Pin Number	Type ^[2]	Description	
DD+[3]	13	I/O/Z	Downstream D+ Signal. NC in CY7C65634.	
OVR#[3]	20	I(R _{UP})	vercurrent Condition Detection Input. Default is Active LOW. C in CY7C65634. Only OVR#[1](pin 25) is enabled in Gang mode. nis (OVR#[3]) pin is disabled in Gang mode.	
Downstream Port 4	4			
DD-[4]	15	I/O/Z	Downstream D- Signal. NC in CY7C65634.	
DD+[4]	16	I/O/Z	Downstream D+ Signal. NC in CY7C65634.	
OVR#[4]	19	I(R _{UP})	Overcurrent Condition Detection Input. Default is Active LOW. NC in CY7C65634. Only OVR#[1](pin 25) is enabled in Gang mode. This (OVR#[4]) pin is disabled in Gang mode.	
GND	PAD	Р	Ground pin for the chip. It is the solderable exposed pad beneath the chip. Refer Figure 12 on page 24.	

Notes


Pin Types: I = Input, O = Output, P = Power/Ground., Z = High Impedance, R_{DN} = Pad internal Pull Down Resistor, R_{UP} = Pad internal Pull Up Resistor.
PWR#/I2C_SDA can be used as either PWR# or I2C_SDA but not as both. If EEPROM is connected then the pin will act as I2C_SDA, it will not switch to PWR# mode (as it does in 48-pin TQFP package).
In Gang mode, only OVR#1 (pin 25) is enabled.



EEPROM Configuration Options

Systems using CY7C6563X have the option of using the default descriptors to configure the hub. Otherwise, it must have an external EEPROM for the device to have a unique VID, and PID. The CY7C6563X can communicate with an SPI (microwire) EEPROM like 93C46 or I2C EEPROM like 24C02. Example EEPROM connections are as shown in the following figure.

Figure 8. EEPROM Connections



Note The 28-pin QFN package includes only support for I2C EEPROM like ATMEL/24C02N_SU27 D, MICROCHIP/4LC028 SN0509, SEIKO/S24CS02AVH9. The 48-pin TQFP package includes both I2C and SPI EEPROM connectivity options. In this case, user can use either SPI or I2C connectivity at a time for communicating to EEPROM. The 48-pin package supports ATMEL/AT93C46DN-SH-T, in addition to the above mentioned families. HX2VL can only read from SPI EEPROM. So, field programming of EEPROM is supported only for I2C EEPROM.

CY7C6563X verifies the check sum after power on reset and if validated loads the configuration from the EEPROM. To prevent this configuration from being overwritten, AMBER[1] is disabled when SPI EEPROM is present.

Table 1. EEPROM Configuration Options				
Byte	Value			
00h	VID_LSB			
01h	VID_MSB			
02h	PID_LSB			
03h	PID_MSB			
04h	ChkSum			
05h	Reserved - FEh			
06h	Removable Ports			
07h	Port Number			
08h	Maximum Power			

Table 1. EEPROM Configuration Options (continued)		
Byte	Value	
09h–0Fh	Reserved - FFh	
10h	Vendor String Length	
11h–3Fh	Vendor String (ASCII code)	
40h	Product String Length	
41h–6Fh	Product String (ASCII Code)	
70h	Serial Number Length	
71h to 80h onwards	Serial Number String	

Default VID is 0x4B4, PID is 0x6570.

Byte 0: VID (LSB)

Least Significant Byte of Vendor ID

Byte 1: VID (MSB)

Most Significant Byte of Vendor ID

Byte2: PID (LSB)

Least Significant Byte of Product ID

Byte 3: PID (MSB)

Most Significant Byte of Product ID

Byte 4: ChkSum

CY7C6563X will ignore the EEPROM settings if ChkSum is not equal to VID_LSB + VID_MSB + PID_LSB + PID_MSB +1

Byte 5: Reserved

Set to FEh

Byte 6: RemovablePorts

RemovablePorts[4:1] are the bits that indicates whether the device attached to the corresponding downstream port is removable (set to 0) or non-removable (set to 1). Bit 1 corresponds to Port 1, Bit 2 to Port 2 and so on. Default value is 0 (removable). These bit values are reported appropriately in the HubDescriptor:DeviceRemovable field.

Bits 0,5,6,7 are set to 0.

Byte 7: Port Number

Port Number indicates the number of downstream ports. The values must be 1 to 4. Default value is 4.

Byte 8: Maximum Power

This value is reported in the Configuration Descriptor: bMax-Power field and is the current in 2 mA increments that is required from the upstream hubs. The allowed range is 00h (0 mA) to FAh(500 mA). Default value is 32h (100mA).

Byte 9–15: Reserved

Set to FFh

Byte 16: Vendor String Length

Length of the Vendor String

Byte 17–63: Vendor String

Value of Vendor String.



Byte 64: Product String Length

Length of the Product String

Byte 65–111: Product String

Value of Product String.

Byte 112: Serial Number Length

Length of the Serial Number

Byte 113 onwards: Serial Number String


Serial Number String.

Pin Configuration Options

Power ON Reset

The power on reset can be triggered by external reset or internal circuitry. The internal reset is initiated, when there is an unstable power event for silicon's internal core power ($3.3 V \pm 10\%$). The internal reset is released 2.7 µs± 1.2% after supply reaches power good voltage (2.5 V to 2.8 V). The external reset pin, continuously senses the voltage level (5 V) on the upstream VBUS as shown in the figure. In the event of USB plug/unplug or drop in voltage, the external reset is triggered. This reset trigger can be configured using the resistors R1 and R2. Cypress recommends that the reset time applied in external reset circuit should be longer than that of the internal reset time.

Figure 9. Power ON Reset Circuit



Gang/Individual Power Switching Mode

A single pin is used to set individual / gang mode as well as output the suspend flag. This is done to reduce the pin count. The individual or gang mode is decided within 20 μ s after power on reset. It has a setup time of 1 ns. 50 to 60 ms after reset, this pin is changed to output mode. CY7C6563X outputs the suspend flag, after it is globally suspended. Pull-down resistor of greater than 100K is needed for Individual mode and a pull-up resistor greater than 100K is needed for Gang mode. Figure below shows the suspend LED indicator schematics. The polarity of LED must be followed, otherwise the suspend current will be over the spec limitation (2.5 mA).

Figure 10. Power Switching Mode




Table 2. Features Supported in 48-pin and 28-pin Packages

Supported Features	48 Pin	28 Pin
Port number configuration	Yes	No
Non-Removable port configuration	Yes	No
Reference clock configuration	Yes	No
Power switch enable polarity	Yes	No
LED Indicator	Yes	No

Power Switch Enable Pin Polarity

The pin polarity is set Active-High by pin-strapping the PWR_PIN_POL pin to 1 and Active-Low by pin-strapping the PWR_PIN_POL pin to 0. Thus, both kinds of power switches are supported. This feature is not supported in 28-pin QFN package.

Port Number Configuration

In addition to the EEPROM configuration, as described above, configuring the hub for 2/3/4 ports is also supported using pin-strapping SET_PORT_NUM1 and SET_PORT_NUM2, as shown in following table. Pin strapping option is not supported in the 28-pin QFN package.

Table 3. Port Number Configuration using Pinstrap

SET_PORT_NUM2	SET_PORT_NUM1	# Ports
1	1	1 (Port 1)
1	0	2 (Port 1/2)
0	1	3 (Port 1/2/3)
0	0	4 (All ports)

Non Removable Ports Configuration

In embedded systems, downstream ports that are always connected inside the system, can be set as non-removable (always connected) ports, by pin-strapping the corresponding FIXED_PORT# pins 1~4 to High, before power on reset. At POR, if the pin is pull high, the corresponding port is set to non-removable. This is not supported in the 28-pin QFN package.




Reference Clock Configuration

This hub can support, optional 27/48 MHz clock source. When on-board 27/48 MHz clock is present, then using this feature, system integrator can further reduce the BOM cost by eliminating the external crystal. This is available through GPIO pin configuration shown as follows. This is not supported in the 28-pin QFN package.

Table 4. Reference Clock Options

SEL48	SEL27	Clock Source
0	1	48 MHz OSC-in
1	0	27 MHz OSC-in
1	1	12 MHz X'tal/OSC-in





Absolute Maximum Ratings

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.

Storage temperature55 °C to +100 °C
Ambient temperature 0 °C to +70 °C
5 V supply voltage to ground potential–0.5 V to +6.0 V
3.3 V supply voltage to ground potential $\dots -0.5$ V to +3.6 V
Voltage at open drain input pins (OVR#1-4, SELFPWR, RESET#)–0.5 V to +5.5 V
3.3 V input voltage for digital I/O $\ldots \ldots -0.5$ V to +3.6 V
FOSC (oscillator or crystal frequency) 12 MHz \pm 0.05%

Electrical Characteristics

DC Electrical Characteristics

Operating Conditions

Ambient temperature 0 °C to +70 °C
Ambient max junction temperature 0 °C to +125 °C
5 V supply voltage to ground potential $\hdots4.75$ V to +5.25 V
3.3 V supply voltage to ground potential \hdots 3.15 V to +3.6 V
Input voltage for USB signal pins $\ldots \ldots 0.5 \mbox{ V to } +3.6 \mbox{ V}$
Voltage at open drain input pins $\ldots \ldots -0.5 \mbox{ V to } +5.0 \mbox{ V}$
Thermal characteristics 48-pin TQFP78.7 °C/W
Thermal characteristics 28-pin QFN

					Мах		
Parameter	Description	Conditions	Min	Тур	External regulator	Internal regulator	Unit
P _D	Power dissipation	Excluding USB signals	366.5	-	426.5		mW
V _{IH}	Input high voltage	-	2	-	-		V
V _{IL}	Input low voltage			0	.8	v	
1.	Input leakage current	Full speed / Low speed $(0 < V_{IN} < V_{CC})$	-10	-	+	10	μA
1	input leakage current	High speed mode (0 < V _{IN} < V _{CC})	-5	0	+5		μΛ
V _{OH}	Output voltage high	I _{OH} = 8 mA	2.4	-	-		V
V _{OL}	Output low voltage	I _{OL} = 8 mA	-	-	0.4		v
R _{DN}	Pad internal pull-down Resistor	-	29	59	1:	35	к
R _{UP}	Pad internal pull-up Resistor	-	80	108	14	40	
C _{IN}	Input pin capacitance	Full speed / Low speed mode	-	-	2	0	pF
		High speed mode	4	4.5		5	
I _{SUSP}	Suspend current	-	-	0.786	1.043	1.3	mA

Notes

Current measurement is with device attached and enumerated.
No devices attached.



Electrical Characteristics (continued)

DC Electrical Characteristics (continued)

	Description				M	ax	
Parameter		Conditions	Min	Тур	External regulator	Internal regulator	Unit
	Supply Current						
		Full speed host, full speed devices	-	88.7	103.9	105.4	
	4 Active ports ^[6]	High speed host, high speed devices	-	81.9	88.2	89.3	
		High speed host, full speed devices	_	88.2		102.3	
		Full speed host, full speed devices	_	79.1	91.6	93	
	3 Active ports	High speed host, high speed devices	_	72.9	78.5	78.6	
		High speed host, full speed devices	_	75.9	9 88.7	88.8	
I _{CC}		Full speed host, full speed devices	_	68.1	78.4	78.6	mA
	2 Active ports	High speed host, high speed devices	_	61.9	67.6	69.6	
		High speed host, full speed devices	-	64.9	75.4	76.1	
		Full speed host, full speed devices	-	57.1	66.3	66.7	
	1 Active port	High speed host, high speed devices	-	51.9	57.6	59.3	
		High speed host, full speed devices	_	54.7	61.1	62.5	
	No Active Ports ^[7]	Full speed host	Ι	42.8	48.9	50.3	
		High speed host	_	44.2	49.1	50.6	

Notes

Current measurement is with device attached and enumerated.
No devices attached.



AC Electrical Characteristics

USB Transceiver is USB 2.0 certified in low, full and high speed modes.

Both the upstream USB transceiver and all four downstream transceivers have passed the USB-IF USB 2.0 Electrical Certification Testing.

The 48-pin TQFP package can support communication to EEPROM using either I^2C or SPI. The 28-pin QFN package can support only I^2C communication to EEPROM.

AC Characteristics of these two interfaces to EEPROM are summarized in tables below:

AC Characteristics of SPI EEPROM Interface

Parameter	Parameter	Min	Тур	Мах	Units
t _{CSS}	CS setup time	3.0	-	-	
t _{CSH}	CS hold time	3.0	-	-	
t _{SKH}	SK high time	1.0	-	-	
t _{SKL}	SK low time	2.2	-	-	
t _{DIS}	DI setup time	1.8	-	-	μs
t _{DIH}	DI hold time	2.4	-	-	
t _{PD1}	Output delay to '1'	-	-	1.8	
t _{PD0}	Output delay to '0'	_	_	1.8	

AC Characteristics of I²C EEPROM Interface

Deremeter	Parameter	1.8 V–5.5 V		2.5 V–5.5 V		Units
Parameter	Parameter	Min	Max	Min	Мах	Units
f _{SCL}	SCL clock frequency	0.0	100	0.0	400	kHz
t _{LOW}	Clock LOW Period	4.7	-	1.2	_	
t _{HIGH}	Clock HIGH Period	4.0	-	0.6	_	
t _{SU:STA}	Start condition setup time	4.7	_	0.6	_	
t _{SU:STO}	Stop condition setup time	4.7	-	0.6	_	μs
t _{HD:STA}	Start condition hold time	4.0	_	0.6	_	
t _{HD:STO}	Stop condition hold time	4.0	_	0.6	_	
t _{SU:DAT}	Data in setup time	200.0	_	100.0	_	
t _{HD:DAT}	Data in hold time	0	-	0	_	ns
t _{DH}	Data out hold time	100	-	50	_	
t _{AA}	Clock to output	0.1	4.5	0.1	_	μs
t _{WR}	Write cycle time	-	10	-	5	ns

Thermal Resistance


Parameter	Description	48-pin TQFP Package	28-pin QFN Package	Unit
Θ_{JA}	Thermal resistance (junction to ambient)	78.7	33.3	°C/W
Θ _{JC}	Thermal resistance (junction to case)	35.3	18.4	C/W



Ordering Information

Ordering Code	Device	Package Type
CY7C65632-48AXC	4 port Single-TT hub (configurable with GPIOs and EEPROM)	48-pin TQFP Bulk
CY7C65632-28LTXC	4 port Single-TT hub (configurable with GPIOs and EEPROM)	28-pin QFN Bulk
CY7C65632-48AXCT	4 port Single-TT hub (configurable with GPIOs and EEPROM)	48-pin TQFP Tape and Reel
CY7C65632-28LTXCT	4 port Single-TT hub (configurable with GPIOs and EEPROM)	28-pin QFN Tape and Reel
CY7C65634-48AXC	2 port Single-TT hub (configurable with GPIOs and EEPROM)	48-pin TQFP Bulk
CY7C65634-28LTXC	2 port Single-TT hub (configurable with GPIOs and EEPROM)	28-pin QFN Bulk
CY7C65634-48AXCT	2 port Single-TT hub (configurable with GPIOs and EEPROM)	48-pin TQFP Tape and Reel
CY7C65634-28LTXCT	2 port Single-TT hub (configurable with GPIOs and EEPROM)	28-pin QFN Tape and Reel

Ordering Code Definitions







Package Diagrams

The CY7C65632 is available in following packages:










Package Diagrams (continued)

The CY7C65632 is available in following packages:

Figure 12. 28-pin QFN (5 × 5 × 0.8 mm), LT28A (3.5 × 3.5 E-Pad), Sawn Package Outline, 001-64621



NOTES:

- 1. I HATCH AREA IS SOLDERABLE EXPOSED PAD
- 2. BASED ON REF JEDEC # MO-220
- 3. PACKAGE WEIGHT: ~0.05gr
- 4. DIMENSIONS ARE IN MILLIMETERS

001-64621 *A



Acronyms

Acronym	Description
AC	alternating current
ASCII	american standard code for information interchange
EEPROM	electrically erasable programmable read only memory
EMI	electromagnetic interference
ESD	electrostatic discharge
GPIO	general purpose input/output
I/O	input/output
LED	light emitting diode
LSB	least significant bit
MSB	most significant bit
РСВ	printed circuit board
PLL	phase-locked loop
POR	power on reset
PSoC [®]	Programmable System-on-Chip™
QFN	quad flat no leads
RAM	random access memory
ROM	read only memory
SIE	serial interface engine
TQFP	thin quad flat pack
TT	transaction translator
USB	universal serial bus

Document Conventions

Units of Measure

Symbol	Unit of Measure
°C	degree Celsius
kHz	kilohertz
kΩ	kilohm
MHz	megahertz
μA	microampere
μs	microsecond
μW	microwatt
mA	milliampere
mm	millimeter
ms	millisecond
mW	milliwatt
ns	nanosecond
Ω	ohm
%	percent
pF	picofarad
ppm	parts per million
V	volt
W	watt



Silicon Errata for the HX2VL, CY7C65632 Product Family

This section describes the errata for the HX2VL, CY7C65632. The details include errata trigger conditions, scope of impact, available workarounds, and silicon revision applicability.

Contact your local Cypress Sales Representative, if you have any questions.

Part Numbers Affected

Part Number	Device Characteristics
CY7C65632	USB 2.0 Single TT Hub

HX2VL Qualification Status

Product Status: In production

HX2VL Errata Summary

This table defines the errata applicability to available HX2VL family devices.

Items	Part Numbers	Silicon Revision	Workaround	Fix Status
[1]. USB device is not recognized properly if a disconnect followed by a connect event happen during hub suspend	CY7C65632		Issue a Port-Reset from host USB application or driver if the USB device commands STALLed	No fix planned.

1. USB device is not recognized properly if a disconnect followed by a connect event happen during hub suspend

Problem Definition

HX2VL sometimes does not recognize Downstream (DS) USB device after coming out of suspend if the connected DS device is disconnected and connected back to the same DS port during hub suspend state.

■Parameters Affected

N/A.

■Trigger Condition(s)

Disconnect followed by a Connect event of DS device from the hub during suspend state.

■Scope of Impact

The issue is not observed with standard Microsoft driver/class devices such as mouse, keyboard, mass storage, etc. as the standard class drivers recover the device using Port-Reset command when there is a STALL from the DS devices.

Workaround

Issue a Port-Reset from host USB application or driver to recover the DS device when it STALLS.

■Fix Status

No fix planned.

Document History Page

Revision	ECN	Submission Date	Description of Change
**	3183649	03/02/2011	New data sheet.
*A	3250883	05/06/2011	Updated Functional Overview (Updated Port Indicators (Added a Note "Pin-strapping GREEN#[1] and GREEN#[2] enables proprietary function that may affect the norma functionality of HX2VL. Configuring Port #1 and #2 as non-removable by pin-strapping should be avoided."). Updated Pin Configurations (Updated Figure 4 and Figure 5 (Pin 37 of the 48-pin TQFF package was named SELF_PWR. It is changed to SELFPWR.)). Updated Pin Definitions (changed value from 680 Ω to 650 Ω in description of RREF pin). Updated Functional Overview (Updated Power Regulator on page 6 (Changed regulator's maximum current loading from 200 mA to 150 mA)). Updated Pin Configuration Options (Updated Power Switch Enable Pin Polarity (Replaced first two occurrences of the word "setting" with "pin-strapping")). Updated Electrical Characteristics (Updated DC Electrical Characteristics (Changed typica value of I _{SUSP} parameter from 693.3 μ A to 786 μ A, changed maximum values of I _{CC} parameter))
*В	3324484	07/25/2011	Changed status from Preliminary to Final. Updated Pin Configurations (Included CY7C65634 related information). Updated Pin Definitions (Changed description of OVR# pins from "Default is Active LOW" to "Active LOW Overcurrent Condition Detection Input" (since the polarity is not configu- rable)). Updated Pin Definitions (Changed description of OVR# pins from "Default is Active LOW" to "Active LOW Overcurrent Condition Detection Input" (since the polarity is not configu- rable)). Updated Pin Definitions (Changed description of OVR# pins from "Default is Active LOW" to "Active LOW Overcurrent Condition Detection Input" (since the polarity is not configu- rable)). Updated Electrical Characteristics (Updated DC Electrical Characteristics (Updated minimum, typical, and maximum values of R _{DN} and R _{UP} parameters to 81 kΩ, 103 kΩ, and 181 kΩ)).
*C	3336689	08/04/2011	No technical updates.
*D	3412885	10/18/2011	Updated Pin Configurations (Updated Figure 4 and Figure 5 (Renamed SPI_DI to SPI_MOSI, renamed SPI_DO to SPI_MISO respectively for clarity), updated Figure 6 (Updated pin 26 to describe the alternate function I2C_SDA.), updated Figure 7 (Updated to reflect pin 20 as NC)). Updated Pin Definitions (Renamed SPI_DI to SPI_MOSI, renamed SPI_DO to SPI_MISO respectively for clarity). Updated Pin Definitions (Added Note 3 and referred the same note in PWR#). Minor text edits to add clarity.
*E	3508597	01/25/2011	Updated EEPROM Configuration Options (Removed text, "Strings must comply with the USB specification. The first byte (Byte 16) must be the length of the string in bytes, the second must be 0x03, and the string must be in ASCII code." below "Vendor string", "Product string" and "Serial Number string".). Updated Functional Overview (Updated Overcurrent Detection (Included the text, "OVR#[n] has a setup time of 20 ns. It takes 3 to 4 ms from overcurrent detection to de-assertion of PWR#[n]."). Completing Sunset Review.
*F	3660597	07/02/2012	Updated EEPROM Configuration Options (Changed the value of Byte 5 to FEh to match with the tabular column). Updated Electrical Characteristics (Updated DC Electrical Characteristics (Splitted the Max column into two columns namely External regulator and Internal regulator for I _{SUSP} and I _{CC} parameters and updated the corresponding values)). Added Thermal Resistance. Updated to new template.
*G	3995708	05/09/2013	Added Silicon Errata for the HX2VL, CY7C65632 Product Family.



Document History Page (continued)

Document Title: CY7C65632/CY7C65634, HX2VL - Very Low-Power USB 2.0 Hub Controller Document Number: 001-67568					
Revision	ECN	Submission Date	Description of Change		
*H	4661191	02/17/2015	Added More Information. Updated Functional Overview: Updated Port Indicators: Updated Pin Definitions (for 48-pin TQFP Package): Replaced "Active LOW" with "Active HIGH" in "Description" column corresponding to pin numbers 46, 45, 36, 35, 33, 32, 24, 23 (as LEDs are active HIGH by default). Added Note 2 and referred the same note in "Name" column corresponding to pin number 46, 45, 36, 35, 33, 32, 24, 23. Updated Pin Definitions (for 28-pin QFN Package): Added Note 5 and referred the same note in "Name" column corresponding to pin number 23. Updated DC Electrical Characteristics: Updated all values corresponding to R _{DN} and R _{DUP} parameters. DC Electrical Characteristics. Added Note 6 and 7 and referred the same notes in "Description" column corresponding to I _{CC} parameter (for Active ports and No active ports). Updated Package Diagrams: spec 51-85135 – Changed revision from *B to *C. spec 001-64621 – Changed revision from *B to *A. Updated Silicon Errata for the HX2VL, CY7C65632 Product Family: Updated HX2VL Qualification Status: Changed Product Status from "Sampling" to "In production". Completing Sunset Review.		
*	5363572	07/21/2016	Updated Features: Updated description. Updated Pin Definitions (for 28-pin QFN Package): Updated details in "Description" column corresponding to OVR#[1], OVR#[2], OVR#[3], an OVR#[4] pins. Updated to new template.		
*J	5545393	12/07/2016	Updated More Information: Updated description. Updated to new template.		
*K	5726510	05/05/2017	Updated Cypress Logo and Copyright.		
*L	6136795	04/13/2018	Updated Pin Configurations: Updated Figure 4 (Removed old Cypress Logo). Updated Figure 5 (Removed old Cypress Logo). Updated Figure 6 (Removed old Cypress Logo). Updated Figure 7 (Removed old Cypress Logo). Updated Silicon Errata for the HX2VL, CY7C65632 Product Family: Updated HX2VL Errata Summary: Updated description. Updated to new template.		
*M	7143112	05/20/2021	Added watermark "Not Recommended for New Designs" across the document. Updated to new template.		



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

Arm [®] Cortex [®] Microcontrollers	cypress.com/arm
Automotive	cypress.com/automotive
Clocks & Buffers	cypress.com/clocks
Interface	cypress.com/interface
Internet of Things	cypress.com/iot
Memory	cypress.com/memory
Microcontrollers	cypress.com/mcu
PSoC	cypress.com/psoc
Power Management ICs	cypress.com/pmic
Touch Sensing	cypress.com/touch
USB Controllers	cypress.com/usb
Wireless Connectivity	cypress.com/wireless

PSoC[®] Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6 MCU

Cypress Developer Community

Community | Code Examples | Projects | Video | Blogs | Training | Components

Technical Support

cypress.com/support

© Cypress Semiconductor Corporation, 2011–2021. This document is the property of Cypress Semiconductor Corporation, an Infineon Technologies company, and its affiliates ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress' patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. No computing device can be absolutely secure. Therefore, despite security measures implemented in Cypress hardware or software products, Cypress shall have no liability arising out of any security breach, such as unauthorized access to or use of a Cypress product. CYPRESS DOES NOT REPRESENT, WARRANT, OR GUARANTEE THAT CYPRESS PRODUCTS, OR SYSTEMS CREATED USING CYPRESS PRODUCTS, WILL BE FREE FROM CORRUPTION, ATTACK, VIRUSES, INTERFERENCE, HACKING, DATALOSS OR THEFT, OR OTHER SECURITY INTRUSION (collectively, "Security Breach"). Cypress disclaims any liability relating to any Security Breach, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from any Security Breach. In addition, the products described in these materials may contain design defects or errors known as errata which may cause the product to deviate from published specifications. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. "High-Risk Device" means any device or system whose failure could cause personal injury, death, or properly damage. Examples of High-Risk Devices are weapons, nuclear installations, surgical implants, and other medical devices. "Critical Component" means any component of a High-Risk Device whose failure to perform can be reasonably expected to cause, directly or indirectly, the failure of the High-Risk Device, or to affect its safety or effectiveness. Cypress is

Cypress, the Cypress logo, and combinations thereof, PSoC, CapSense, EZ-USB, F-RAM, Traveo, WICED, and ModusToolbox are trademarks or registered trademarks of Cypress or a subsidiary of Cypress in the United States or in other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.