

## 6.5 mΩ, Bi-Directional Battery Switch in Compact WCSP

### DESCRIPTION

The SiP32101, SiP32102, and SiP32103 bidirectional switches feature reverse blocking capability to isolate the battery from the system. The internal switch has an ultra-low 6.5 mΩ (typ at 3.3 V) on-resistance and operates from a +2.3 V to +5.5 V input voltage range, making the devices ideal battery-disconnect switches for high-capacity battery applications.

The SiP32101, SiP32102, and SiP32103 have slew rate control, making them ideal in large load capacitor as well as high-current load switching applications. These devices are also highly efficient, consuming a mere 10 pA (typ.) current in shutdown and 15 pA while operating.

The SiP32101 and SiP32103 have an active low enable and the SiP32102 has an active high enable. They can interface directly with a low voltage control signal.

The SiP32101, SiP32102, and SiP32103 are available in an ultra compact 12-Bump, 1.3 mm x 1.7 mm, 0.4 mm pitch WCSP package with top side lamination. The device operates over the temperature of -40 °C to +85 °C.

### FEATURES

- Bi-directional ON and OFF
- 7 A continuous current capability
- Ultra low  $R_{on}$ , 6.5 mΩ (typ.) at 3.3 V
- Wide input voltage, 2.3 V to 5.5 V
- Slew rate controlled turn on
- Ultra-low quiescent current: 15 pA (SiP32101, SiP32102)
- EN pin with integrated pull up or pull down resistor
- Available in both logic high and logic low enable options
- Compact 12-Bump, 1.3 mm x 1.7 mm x 0.55 mm WCSP package
- Material categorization: for definitions of compliance please see [www.vishay.com/doc?99912](http://www.vishay.com/doc?99912)



**RoHS**  
COMPLIANT  
HALOGEN  
**FREE**

### APPLICATIONS

- Smartphones and tablets
- Digital still / video cameras
- Portable meters and test instruments
- Communication devices with embedded batteries
- Portable medical and healthcare systems
- Data storage
- Battery bank

### TYPICAL APPLICATION CIRCUIT





Fig. 1 - Typical Application Circuit

ORDERING INFORMATION					
PART NUMBER	MARKING	ENABLE	ENABLE PULL RESISTOR	PACKAGE	TEMPERATURE
SiP32101DB-T1-GE1	32101	Low enable	Pull Low	12-Bump, 1.3 mm x 1.7 mm, 0.4 mm pitch WCSP package	-40 °C to +85 °C
SiP32102DB-T1-GE1	32102	High enable	Pull Low		
SiP32102DB-T5-GE1	32102	High enable	Pull Low		
SiP32103DB-T1-GE1	32103	Low enable	Pull High		
SiP32101EVB	-	-	-	Evaluation Board	-
SiP32102EVB	-	-	-		-
SiP32103EVB	-	-	-		-

#### Note

- GE1 denotes halogen-free and RoHS-compliant

### MARKING





ABSOLUTE MAXIMUM RATINGS			
PARAMETER	CONDITIONS	LIMIT	UNIT
V <sub>PA</sub> , V <sub>PB</sub>	Reference to GND	-0.3 to +6	V
	Pulse at 1 ms reference to GND <sup>a</sup>	-1.6	
V <sub>EN</sub>	Reference to GND	-0.3 to +6	
Maximum Continuous Switch Current		7	A
Maximum Pulse Current	100 μs pulse	15	
ESD (HBM)		8000	V
Operating Temperature		-40 to +85	°C
Operating Junction Temperature		125	
Storage Temperature		-65 to +150	
Thermal Resistance (θ <sub>JA</sub> ) <sup>b</sup>		73	
Power Dissipation (P <sub>D</sub> ) <sup>b, c</sup>	T <sub>A</sub> = 70 °C	1096	mW

**Notes**

- a. Negative current injection up to 300 mA.
- b. All bumps soldered to 1 inch x 1 inch, 2 oz. copper, 4 layers PC board.
- c. Derate 13.7 mW/°C above T<sub>A</sub> = 70 °C.


Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating/conditions for extended periods may affect device reliability.

SPECIFICATIONS						
PARAMETER	SYMBOL	TEST CONDITIONS UNLESS SPECIFIED V <sub>IN</sub> = V <sub>PA</sub> /V <sub>PB</sub> = 2.3 V to 5.5 V, T <sub>A</sub> = -40 °C to 85 °C (Typical values are at V <sub>PA</sub> , V <sub>PB</sub> = 4.2 V, C <sub>PA</sub> , C <sub>PB</sub> = 0.1 μF, T <sub>A</sub> = 25 °C)	LIMITS			UNIT
			MIN. <sup>a</sup>	TYP. <sup>b</sup>	MAX. <sup>a</sup>	
<b>Power Supply</b>						
Operating Voltage <sup>c</sup>	V <sub>PA/PB</sub>		2.3	-	5.5	V
Quiescent Current	I <sub>Q</sub>	V <sub>EN</sub> = 0 V (for SiP32101), V <sub>EN</sub> = V <sub>IN</sub> (for SiP32102), no load	-	0.015	300	nA
		V <sub>EN</sub> = 0 V (for SiP32103), no load	-	8.2	15	μA
Shutdown Current	I <sub>SHDN</sub>	V <sub>EN</sub> = V <sub>IN</sub> (for SiP32101), V <sub>EN</sub> = 0 V (for SiP32102), no load	-	0.010	300	nA
<b>Internal FET</b>						
On-Resistance	R <sub>DS(on)</sub>	V <sub>PA</sub> /V <sub>PB</sub> = 2.3 V, I <sub>L</sub> = 500 mA, T <sub>A</sub> = 25 °C	-	8	13	mΩ
		V <sub>PA</sub> /V <sub>PB</sub> = 3.3 V, I <sub>L</sub> = 500 mA, T <sub>A</sub> = 25 °C	-	6.5	10	
<b>Control</b>						
$\overline{\text{EN}}$ / EN Input Logic-Low Voltage <sup>c</sup>	V <sub>IL</sub>		-	-	0.4	V
$\overline{\text{EN}}$ / EN Input Logic-High Voltage <sup>c</sup>	V <sub>IH</sub>		1.4	-	-	
$\overline{\text{EN}}$ / EN Pull Resistor	R <sub>EN</sub>	V <sub>PA</sub> /V <sub>PB</sub> = 5.5 V, V <sub>EN</sub> (or V <sub>EN</sub> ) = 2.3 V	-	500	700	kΩ
<b>Timing</b>						
Output Turn-On Delay Time	t <sub>d(on)</sub>	V <sub>IN</sub> = 4.2 V, R <sub>L</sub> = 100 Ω, C <sub>L</sub> = 0.1 μF, T <sub>A</sub> = 25 °C	-	0.5	-	ms
Output Turn-On Rise Time	t <sub>r</sub>		-	1	-	
Output Turn-Off Delay Time	t <sub>d(off)</sub>		-	2.4	-	
Output Turn-Off Fall Time	t <sub>f</sub>		-	1	-	

**Notes**

- a. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum.
- b. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.
- c. For V<sub>IN</sub> outside this range consult typical  $\overline{\text{EN}}$ , EN threshold curve.

## BUMP CONFIGURATION




Top view (solder bumps on bottom)

Fig. 2 - WCSP12, 1.3 mm x 1.7 mm

BUMP DESCRIPTION		
BUMP NUMBER	NAME	FUNCTION
A1, B1, A3, B3, C3	PB	Power port B
C1	GND	Ground
A2, B2, C2, B4, C4	PA	Power port A
A4	$\overline{\text{EN}} / \text{EN}$	Switch enable input, active low for SiP32101 and SiP32103, active high for SiP32102

## FUNCTIONAL BLOCK DIAGRAM



## TYPICAL CHARACTERISTICS (internally regulated 25 °C, unless otherwise noted)




Fig. 3 - Quiescent vs. Input Voltage




Fig. 6 - Quiescent vs. Temperature




Fig. 4 - Quiescent vs. Input Voltage




Fig. 7 - Quiescent vs. Temperature




Fig. 5 - Shutdown Current vs. Input Voltage




Fig. 8 - On Resistance vs. Temperature

**TYPICAL CHARACTERISTICS** (internally regulated 25 °C, unless otherwise noted)




Fig. 9 - Shutdown Current vs. Temperature




Fig. 12 - Normalized On Resistance vs. Load Current




Fig. 10 - On Resistance vs. Input Voltage




Fig. 13 - Reverse Blocking Current ( $I_{RB}$ ) vs. Output Voltage




Fig. 11 - EN Pull down Resistance vs. Temperature






Fig. 14 - Rise Time vs. Temperature




**TYPICAL CHARACTERISTICS** (internally regulated 25 °C, unless otherwise noted)




**Fig. 15 -  $\overline{EN}$ , EN Threshold Voltage vs. Input Voltage**



**Fig. 17 - Turn-off Delay Time vs. Temperature**



**Fig. 16 - Turn-on Delay Time vs. Temperature**



**Fig. 18 - Fall Time vs. Temperature**

## DETAILED DESCRIPTION

The SiP32101, SiP32102, and SiP32103 bidirectional switches feature reverse blocking capability to isolate the battery from the system. The internal switch has an ultra-low 6.5 mΩ (typ. at 3.3 V) on-resistance and operates from a +2.3 V to +5.5 V input voltage range, making the device ideal battery-disconnect switch for high-capacity battery applications. The parts can handle 7 A continuous current at both directions.

The SiP32101, SiP32102, and SiP32103 have slew rate control, making them ideal in large load capacitor as well as high-current load switching applications.

The SiP32101, SiP32102, and SiP32103 are available in an ultra compact 12-Bump, 1.3 mm x 1.7 mm, 0.4 mm pitch WCSP package with top side lamination. The device operates over the temperature of -40 °C to +85 °C.

## REVERSE CURRENT BLOCKING


The SiP32101, SiP32102, and SiP32103 are bidirectional switches that prevent current flowing from either port to the other when the device is disabled.

## EN, EN INPUT


SiP32101 and SiP32103 have an active-low enable pin which can interface with low voltage GPIO directly. The switch is on when EN is low and off when EN is high. The SiP32102 has an active-high enable pin that turns the switch on when high and off when low. The SiP32101 and SiP32102 have an integrated pull down resistor at EN pin. The SiP32103 EN pin integrates a pull up resistor that will automatically be connected to either port A or port B whichever is of higher voltage.

## SWITCH ON AND OFF PERFORMANCE

The SiP32101, SiP32102, and SiP32103 have slew rate control. This minimizes the inrush current and provides a soft turn on.




**Fig. 19 - Port B Turn-On Time**  
( $V_{PA} = 4.2\text{ V}$ ,  $R_L = 10\ \Omega$ ,  $C_L = 0.1\ \mu\text{F}$ )



**Fig. 20 - Port B Turn-Off Time**  
( $V_{PA} = 4.2\text{ V}$ ,  $R_L = 10\ \Omega$ ,  $C_L = 0.1\ \mu\text{F}$ )

## DEVICE PIN OUT

Device pin out is designed for ease of layout.




**Fig. 21 - Proposed Layout**

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see [www.vishay.com/ppg?62617](http://www.vishay.com/ppg?62617).

## WCSP12: 12 Bumps

(3 x 4, 0.4 mm pitch, 208 μm bump height, 1.71 mm x 1.31 mm die size)



DIMENSION	MILLIMETERS <sup>(5)</sup>			INCHES		
	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.
A	0.515	0.530	0.545	0.0203	0.0209	0.0215
A1	0.183	0.208	0.233	0.0072	0.0082	0.0092
b	0.234	0.260	0.312	0.0092	0.0102	0.0123
e	0.400			0.0157		
s	0.235	0.255	0.275	0.0093	0.0100	0.0108
D	1.270	1.310	1.350	0.0500	0.0516	0.0531
E	1.670	1.710	1.750	0.0657	0.0673	0.0689

**Notes** (unless otherwise specified)

- (1) Laser mark on the silicon die back coated with an epoxy film.
- (2) Bumps are SAC396.
- (3) 0.050 max. co-planarity.
- (4) Laminate tape thickness is 0.022 mm.
- (5) Use millimeters as the primary measurement.

ECN: S13-2510-Rev. B, 16-Dec-13  
 DWG: 6017





## Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Hyperlinks included in this datasheet may direct users to third-party websites. These links are provided as a convenience and for informational purposes only. Inclusion of these hyperlinks does not constitute an endorsement or an approval by Vishay of any of the products, services or opinions of the corporation, organization or individual associated with the third-party website. Vishay disclaims any and all liability and bears no responsibility for the accuracy, legality or content of the third-party website or for that of subsequent links.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.