

General Description


The SLG59M1440V is designed for load switching applications. The part comes with one 40 m Ω , 1 A rated MOSFET controlled by a single ON control pin. The MOSFET's ramp rate is adjustable depending on the input current level of the ON pin.

The product is packaged in an ultra-small $1.0 \times 1.0 \text{ mm}$ package.

Features


- One 40 mΩ, 1 A MOSFET
- · One integrated VGS Charge Pump
- · User selectable ramp rate with external resistor
- · Integrated Discharge Resistor
- · Over Temperature Protection
- · Pb-Free / Halogen-Free / RoHS compliant
- STDFN 4L, 1.0 x 1.0 x 0.55 mm

Pin Configuration



4-pin STDFN (Top View)

Block Diagram






Pin Description

Pin#	Pin Name	Туре	Pin Description
1	ON	Input	A low-to-high transition on this pin closes the load switch. ON is an asserted-HIGH, level-sensitive CMOS input with ON_V $_{\rm IL}$ < 0.3 V and ON_V $_{\rm IH_INI}$ > 1.2 V. Connect this pin to the output of a general-purpose output (GPO) from a microcontroller or other application processor. A resistor connected in series to ON signal sets the V $_{\rm S}$ Slew Rate. Please read more information on Adjustable Slew Rate description.
2	D	MOSFET	Drain/Input terminal of Power MOSFET. Connect a 10 μ F (or larger) low ESR capacitor from this pin to GND. Capacitors used at D should be rated at 10 V or higher.
3	S	MOSFET	Source/Output terminal of Power MOSFET. Connect a 10 μ F (or larger) low ESR capacitor from this pin to GND. Capacitors used at S should be rated at 10 V or higher.
4	GND	GND	Ground connection. Connect this pin to system analog or power ground plane.

Ordering Information

Part Number	Туре	Production Flow
SLG59M1440V	STDFN 4L	Industrial, -40 °C to 85 °C
SLG59M1440VTR	STDFN 4L (Tape and Reel)	Industrial, -40 °C to 85 °C

Application Diagram



Adjustable Ramp Rate vs. ON Pin Current (5.5 V, 25 °C)

ON Pin Current	V _{S(SR)} (typ)
20 μΑ	0.56 V/ms
50 μΑ	1.34 V/ms
100 μΑ	2.53 V/ms
150 μΑ	3.71 V/ms
200 μΑ	4.68 V/ms
250 μΑ	5.63 V/ms

Adjustable Slew Rate (ON Pin 1)

SLG59M1440V has a built in configurable slew control feature. The configurable slew control uses current detection method on Pin 1. When ON voltage rises above $ON_{V_{IH_INI}}$ (1.2 V typical), the slew control circuit will measure the current flowing into Pin 1. Based on the current flowing into pin 1, different slew rates will be selected by the internal control circuit. See ON Pin Curent vs. $V_{S(SR)}$ table. The slew rate is configurable by selecting a different R1 resistor value as shown on application diagram. Calculating the R1 value depends on both the desired slew rate, and the GPIO_ V_{OH} level of the device driving the ON Pin 1.

ON Pin Current = $(GPIO_V_{OH} - ON_V_{REF} (1.05 \text{ V typical})) / R1$



Absolute Maximum Ratings

Parameter	Description	Conditions	Min.	Тур.	Max.	Unit
V_D	Load Switch Input Voltage				6	٧
T _S	Storage Temperature		-65		150	ů
ESD _{HBM}	ESD Protection	Human Body Model	2000			V
MSL	Moisture Sensitivity Level				1	
W _{DIS}	Package Power Dissipation				0.5	W
MOSFET IDS _{PK}	Peak Current from Drain to Source	For no more than 1 ms with 1% duty cycle			1.5	А

Note: Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Electrical Characteristics

 T_A = -40 °C to 85 °C unless otherwise noted. Typical values are at T_A = 25 °C.

Parameter	Description	Conditions	Min.	Тур.	Max.	Unit
V _D	Load Switch Input Voltage	-40 °C to 85 °C	2.5		5.5	V
	Load Switch Current (DIN 2)	when OFF		0.1	1	μA
I _D	Load Switch Current (PIN 2)	when ON, No load		18	30	μA
		T _A = 25 °C; I _{DS} = 100 mA		40	50	mΩ
RDS _{ON}	ON Resistance	T _A = 70 °C; I _{DS} = 100 mA		50	55	mΩ
		T _A = 85 °C; I _{DS} = 100 mA		55	65	mΩ
MOSFET IDS	Current from D to S	Continuous			1.0	Α
T _{ON_Delay}	ON Delay Time	50% ON to V_S Ramp Start; ON Pin Current (PIN1) = 20 μ A; V_D = 5 V; C_{LOAD} = 10 μ F; R_{LOAD} = 20 Ω		2.4	4.0	ms
		50% ON to 90% V _S	Set by External Resistor ¹		ms	
T _{Total_ON}	Total Turn On Time	Example: ON Pin Current (PIN1) = 20 μ A; V_D = 5 V; C_{LOAD} = 10 μ F; R_{LOAD} = 20 Ω		11.7		ms
		10% V _S to 90% V _S	Set by E	xternal R	Resistor ¹	V/ms
V _{S(SR)}	V _S Slew Rate	Example: ON Pin Current (PIN1) = 20 μ A; V_D = 5 V; C_{LOAD} = 10 μ F; R_{LOAD} = 20 Ω		0.56		V/ms
R _{DISCHRG}	Discharge Resistance	$V_D = 2.5 \text{ V to } 5.5 \text{ V}; V_S = 0.4 \text{ V Input bias}$	100	150	300	Ω
C _{LOAD}	Output Load Capacitance	C _{LOAD} connected from S to GND	1		100	μF
ON_V _{REF}	ON Pin Reference Voltage ²		0.99	1.05	1.10	V
ON_V _{IH_INI}	Initial Turn On Voltage	Internal Charge Pump ON	1.2		V_D	V
ON_V _{IL}	Low Input Voltage on ON pin	Internal Charge Pump OFF	-0.3	0	0.3	V
ON_R	Input Impedance on ON pin		100			МΩ
THERMON	Thermal shutoff turn-on temperature		-	120		°C
THERMOFF	Thermal shutoff turn-off temperature		1	100	-	°C



Electrical Characteristics (continued)


 T_A = -40 °C to 85 °C unless otherwise noted. Typical values are at T_A = 25 °C.

Parameter	Description	Min.	Тур.	Max.	Unit	
THERM _{TIME}	Thermal shutoff time				1	ms
T _{OFF_Delay}	OFF Delay Time	50% ON to V_S Fall Start; V_D = 5 V; R_{LOAD} = 20 Ω, no C_{LOAD}		6.5	20	μs
T _{FALL}	V _S Fall Time	90% V_S to 10% V_S ; V_D = 5 V; R_{LOAD} = 20 Ω; no C_{LOAD}		1.2	2	μs

Notes:

- 1. Refer to table for configuration details.
- 2. Voltage before ON pin resistor needs to be higher than 1.2 V to generate required $I_{\mbox{ON}}$


T_{ON_Delay} , $V_{S(SR)}$, and T_{Total_ON} Timing Details






Typical Performance Characteristics

Slew Rate vs. ON Pin Current



T_{Total_ON} vs. ON Pin Current





SLG59M1440V Power-Up/Power-Down Sequence Considerations

A nominal power-up sequence is to apply V_D and toggle the ON pin LOW-to-HIGH after V_D is at least 90% of its final value. A nominal power-down sequence is the power-up sequence in reverse order. If V_D ramp is too fast, a voltage glitch may appear on the output pin at S. To prevent glitches at the output, it is recommended to connect at least 0.1uF capacitor from the S pin to GND and to keep the V_D ramp time higher than 2 ms.

Power Dissipation Considerations

The junction temperature of the SLG59M1440V depends on factors such as board layout, ambient temperature, external air flow over the package, load current, and the RDS_{ON}-generated voltage drop across the power MOSFET. While the primary contributor to the increase in the junction temperature of the SLG59M1440V is the power dissipation of its power MOSFETs, its power dissipation and the junction temperature in nominal operating mode can be calculated using the following equations:

$$PD_{TOTAL} = RDS_{ON} \times I_{DS}^{2}$$

where:

 PD_{TOTAL} = Total package power dissipation, in Watts (W) RDS_{ON} = Power MOSFET ON resistance, in Ohms (Ω) I_{DS} = Output current, in Amps (A) and

$$T_J = PD_{TOTAL} \times \theta_{JA} + T_A$$

where:

T_J = Die junction temperature, in Celsius degrees (°C)

 $\theta_{
m JA}$ = Package thermal resistance, in Celsius degrees per Watt (°C/W) – highly dependent on pcb layout

T_A = Ambient temperature, in Celsius degrees (°C)

In nominal operating mode, the SLG59M1440V's power dissipation can also be calculated by taking into account the voltage drop across the switch $(V_D - V_S)$ and the magnitude of the switch's output current (I_{DS}) :

$$PD_{TOTAL} = (V_D - V_S) \times I_{DS} \text{ or}$$

$$PD_{TOTAL} = (V_D - (R_{LOAD} \times I_{DS})) \times I_{DS}$$

where:

PD_{TOTAL} = Total package power dissipation, in Watts (W)

V_D = Switch input Voltage, in Volts (V)

 R_{LOAD} = Output Load Resistance, in Ohms (Ω)

I_{DS} = Switch output current, in Amps (A)

 V_S = Switch output voltage, or $R_{LOAD} \times I_{DS}$



Layout Guidelines:

- 1. Since the D and S pins dissipate most of the heat generated during high-load current operation, it is highly recommended to make power traces as short, direct, and wide as possible. A good practice is to make power traces with an absolute minimum width of 15 mils (0.381 mm) per Ampere. A representative layout, shown in Figure 1, illustrates proper techniques for heat to transfer as efficiently as possible out of the device;
- 2.To minimize the effects of parasitic trace inductance on normal operation, it is recommended to connect input C_{IN} and output C_{LOAD} low-ESR capacitors as close as possible to the SLG59M1440V's D and S pins;
- 4. The GND pin should be connected to system analog or power ground plane.
- 4. 2 oz. copper is recommended for high current operation.

SLG59M1440V Evaluation Board:

A GreenFET Evaluation Board for SLG59M1440V is designed according to the statements above and is illustrated on Figure 1. Please note that evaluation board has D_Sense and S_Sense pads. They cannot carry high currents and dedicated only for RDS_{ON} evaluation.

Please solder your SLG59M1440V here




Figure 1. SLG59M1440V Evaluation Board.






Figure 2. SLG59M1440V Evaluation Board Connection Circuit.



Basic Test Setup and Connections





Figure 3. Typical connections for GreenFET Evaluation.

EVB Configuration

- 1. Connect oscilloscope probes to D/VIN, S/VOUT, ON, etc.;
- 2. Turn on Power Supply 1 and set desired V_D from 2.5 V...5.5 V range;
- 3. Toggle the ON signal High or Low to observe SLG59M1440V operation.




SLG59M1440V Layout Suggestion



Note: All dimensions shown in micrometers (µm)



Package Top Marking System Definition




NN -Part Serial Number Field Line 1 where each "N" character can be A-Z and 0-9

+ - Part Serial Number Field Line 2 where "+" character can be +, -, =, or blank



Package Drawing and Dimensions

4 Lead STDFN Package 1.0 x 1.0 mm



Unit: mm

Symbol	Min	Nom.	Max	Symbol	Min	Nom.	Max
Α	0.50	0.55	0.60	D	0.95	1.00	1.05
A1	0.005	-	0.060	Е	0.95	1.00	1.05
A2	0.10	0.15	0.20	L	0.35	0.40	0.45
b	0.15	0.20	0.25	S	(0.2 REF	
е	().40 BSC	,				




Tape and Reel Specifications

Dookogo	# 05	Nominal	Max	Units	Reel &	Leade	r (min)	Trailer	(min)	Tape	Part
Package Type	# of Pins	Package Size [mm]	per Reel	per Box	Hub Size [mm]	Pockets	Length [mm]	Pockets	Length [mm]		Pitch [mm]
STDFN 4L Green	4	1.0 x 1.0 x 0.55	8000	8000	178 / 60	200	400	200	400	8	2

Carrier Tape Drawing and Dimensions

Package Type	PocketBTM Length	PocketBTM Width	Pocket Depth	Index Hole Pitch	Pocket Pitch	Index Hole Diameter	Index Hole to Tape Edge		Tape Width
	A0	В0	K0	P0	P1	D0	E	F	W
STDFN 4L Green	1.16	1.16	0.63	4	2	1.5	1.75	3.5	8



Recommended Reflow Soldering Profile

Please see IPC/JEDEC J-STD-020: latest revision for reflow profile based on package volume of 0.55 mm³ (nominal). More information can be found at www.jedec.org.

SLG59M1440V



An Ultra-small 40 m Ω , 1 A, Load Switch with Discharge

Revision History

Date	Version	Change
2/3/2022	1.14	Updated Company name and logo Fixed typos
9/1/2020	1.13	Updated Style and Formatting Updated Charts Added Layout Guidelines
11/20/2017	1.12	Updated Package Marking Definition Updated Layout Suggestion
12/11/2013	1.11	changed temp range to -40 to 85C

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:

www.renesas.com/contact/